This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository binutils-gdb.
from 38139a9681 valops.c: Overload resolution code: Rename parameters/locals new b5ffee3181 gdb/riscv: Add target description support
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gdb/ChangeLog | 66 +++ gdb/Makefile.in | 2 + gdb/NEWS | 2 + gdb/arch/riscv.c | 69 +++ gdb/arch/riscv.h | 64 +++ gdb/configure.tgt | 9 +- gdb/doc/ChangeLog | 5 + gdb/doc/gdb.texinfo | 36 ++ gdb/features/Makefile | 11 + gdb/features/riscv/32bit-cpu.c | 46 ++ gdb/features/riscv/32bit-cpu.xml | 43 ++ gdb/features/riscv/32bit-csr.c | 253 ++++++++++ gdb/features/riscv/32bit-csr.xml | 250 ++++++++++ gdb/features/riscv/32bit-fpu.c | 48 ++ gdb/features/riscv/32bit-fpu.xml | 46 ++ gdb/features/riscv/64bit-cpu.c | 46 ++ gdb/features/riscv/64bit-cpu.xml | 43 ++ gdb/features/riscv/64bit-csr.c | 253 ++++++++++ gdb/features/riscv/64bit-csr.xml | 250 ++++++++++ gdb/features/riscv/64bit-fpu.c | 56 +++ gdb/features/riscv/64bit-fpu.xml | 52 ++ gdb/features/riscv/rebuild-csr-xml.sh | 29 ++ gdb/riscv-tdep.c | 888 ++++++++++++++++++++-------------- gdb/riscv-tdep.h | 29 +- gdb/target-descriptions.c | 1 + 25 files changed, 2220 insertions(+), 377 deletions(-) create mode 100644 gdb/arch/riscv.c create mode 100644 gdb/arch/riscv.h create mode 100644 gdb/features/riscv/32bit-cpu.c create mode 100644 gdb/features/riscv/32bit-cpu.xml create mode 100644 gdb/features/riscv/32bit-csr.c create mode 100644 gdb/features/riscv/32bit-csr.xml create mode 100644 gdb/features/riscv/32bit-fpu.c create mode 100644 gdb/features/riscv/32bit-fpu.xml create mode 100644 gdb/features/riscv/64bit-cpu.c create mode 100644 gdb/features/riscv/64bit-cpu.xml create mode 100644 gdb/features/riscv/64bit-csr.c create mode 100644 gdb/features/riscv/64bit-csr.xml create mode 100644 gdb/features/riscv/64bit-fpu.c create mode 100644 gdb/features/riscv/64bit-fpu.xml create mode 100755 gdb/features/riscv/rebuild-csr-xml.sh