This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 886afed6358 Daily bump. new e80c55e4ca6 RISC-V: Allow CONST_VECTOR for VLS modes new 685abdb4a1f RISC-V: Fix vec_series expander[PR110985]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec.md | 2 +- gcc/config/riscv/riscv-v.cc | 74 +++++++++--------- gcc/config/riscv/riscv.cc | 2 +- gcc/config/riscv/vector.md | 8 +- .../riscv/rvv/autovec/vls-vlmax/pr110985.c | 90 ++++++++++++++++++++++ .../gcc.target/riscv/rvv/autovec/vls/const-1.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/const-2.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/const-3.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/const-4.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/const-5.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/def.h | 14 ++++ .../gcc.target/riscv/rvv/autovec/vls/series-1.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/series-2.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/series-3.c | 40 ++++++++++ .../gcc.target/riscv/rvv/autovec/vls/series-4.c | 40 ++++++++++ 15 files changed, 509 insertions(+), 41 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/pr110985.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/const-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/const-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/const-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/const-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/const-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/series-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/series-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/series-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/series-4.c