This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_O3 in repository toolchain/ci/gcc.
from 06870af3e48 [OpenACC] Clean up unused 'BUILT_IN_ACC_GET_DEVICE_TYPE' adds c5230519305 Sanity check that 'Init' doesn't appear without 'Var' in '* [...] adds 2a700fb8ea9 Don't consider '-foffload-abi' in 'DEF_GOACC_BUILTIN', 'DEF [...] adds 0095afa82a3 Remove 'gcc/omp-offload.c' from 'GTFILES' adds e2e0b85c1e7 PR101609: Use the correct iterator for AArch64 vector right [...] adds e2a58ed6dc5 openacc: Middle-end worker-partitioning support adds c408512e1f7 amdgcn: Enable OpenACC worker partitioning for AMD GCN adds 62f01243fb2 Cross-reference parts adapted in 'gcc/omp-oacc-neuter-broad [...] adds 9d2d660aab2 i386: Name V2SF logic insns [PR101812] adds 00eab082e9f Verify destination[source] of a load[store] instruction is [...] adds d55d3f5b04e ipa: Fix testsuite/gcc.dg/ipa/remref-6.c adds 1354603bf7d libstdc++: [_GLIBCXX_DEBUG] Avoid allocator operator== when [...] adds f5a2d78072f libstdc++: Reduce use of debug containers in <regex> adds c86c95edd16 Ensure toupper and tolower follow the expected pattern. adds 377681505fb Daily bump. adds 813ccbe9d27 Support cond_ashr/lshr/ashl for vector integer modes under AVX512. adds 3d7ccbc1efb x86: Optimize load of const FP all bits set vectors adds 0631faf87a1 Evaluate arguments of sizeof that are structs of variable size. adds bb169406cdc middle-end/101824 - properly handle volatiles in nested fn [...] adds 19d1a529fa9 tree-optimization/101801 - rework generic vector vectorizat [...] adds c318f8e42b3 i386: Fix typos in amxbf16 runtime test. adds c40c6a50fd4 openmp: Add support for declare simd and declare variant in [...] adds 7665af0b1a9 i386: Improve single operand AVX512F permutations [PR80355] new 08aa0e3d4f7 tree-optimization/101809 - support emulated gather for double[int] new 50b5877925e i386: Allow some V32HImode and V64QImode permutations even [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: ChangeLog | 4 + gcc/ChangeLog | 123 ++ gcc/DATESTAMP | 2 +- gcc/Makefile.in | 2 +- gcc/builtins.def | 8 +- gcc/c/c-typeck.c | 2 +- gcc/common.opt | 2 +- gcc/config/aarch64/aarch64-simd.md | 15 +- gcc/config/gcn/gcn-protos.h | 5 +- gcc/config/gcn/gcn-tree.c | 58 +- gcc/config/gcn/gcn.c | 21 +- gcc/config/gcn/gcn.opt | 5 - gcc/config/i386/constraints.md | 10 +- gcc/config/i386/i386-expand.c | 13 +- gcc/config/i386/i386.c | 11 +- gcc/config/i386/mmx.md | 2 +- gcc/config/i386/predicates.md | 4 + gcc/config/i386/sse.md | 135 +- gcc/config/nvptx/nvptx.c | 5 + gcc/config/rs6000/rs6000.c | 14 +- gcc/cp/parser.c | 419 +++++- gcc/cp/parser.h | 7 +- gcc/doc/tm.texi | 9 + gcc/doc/tm.texi.in | 2 + gcc/gimple-range-fold.cc | 6 + gcc/ipa-prop.c | 2 +- gcc/omp-builtins.def | 9 + gcc/omp-low.c | 2 + gcc/omp-oacc-neuter-broadcast.cc | 1522 ++++++++++++++++++++ gcc/optc-gen.awk | 8 +- gcc/opts.c | 6 +- gcc/passes.def | 1 + gcc/target.def | 11 + gcc/testsuite/ChangeLog | 67 + gcc/testsuite/g++.dg/gomp/attrs-1.C | 12 +- gcc/testsuite/g++.dg/gomp/attrs-10.C | 240 +++ gcc/testsuite/g++.dg/gomp/attrs-11.C | 74 + gcc/testsuite/g++.dg/gomp/attrs-2.C | 2 +- gcc/testsuite/gcc.dg/ipa/remref-6.c | 2 +- gcc/testsuite/gcc.dg/pr101741.c | 16 + gcc/testsuite/gcc.dg/tree-ssa/pr101824.c | 19 + gcc/testsuite/gcc.dg/vla-stexp-1.c | 18 + .../gcc.target/aarch64/vect-shr-reg-run.c | 53 + gcc/testsuite/gcc.target/aarch64/vect-shr-reg.c | 30 + gcc/testsuite/gcc.target/i386/amxbf16-dpbf16ps-2.c | 6 +- gcc/testsuite/gcc.target/i386/avx2-gather-2.c | 3 +- gcc/testsuite/gcc.target/i386/avx512f-pr80355-1.c | 19 + gcc/testsuite/gcc.target/i386/avx512f-pr80355-2.c | 23 + gcc/testsuite/gcc.target/i386/cond_op_shift_d-1.c | 56 + gcc/testsuite/gcc.target/i386/cond_op_shift_d-2.c | 102 ++ gcc/testsuite/gcc.target/i386/cond_op_shift_q-1.c | 11 + gcc/testsuite/gcc.target/i386/cond_op_shift_q-2.c | 5 + gcc/testsuite/gcc.target/i386/cond_op_shift_ud-1.c | 10 + gcc/testsuite/gcc.target/i386/cond_op_shift_ud-2.c | 5 + gcc/testsuite/gcc.target/i386/cond_op_shift_uq-1.c | 10 + gcc/testsuite/gcc.target/i386/cond_op_shift_uq-2.c | 5 + gcc/testsuite/gcc.target/i386/cond_op_shift_uw-1.c | 8 + gcc/testsuite/gcc.target/i386/cond_op_shift_uw-2.c | 6 + gcc/testsuite/gcc.target/i386/cond_op_shift_w-1.c | 8 + gcc/testsuite/gcc.target/i386/cond_op_shift_w-2.c | 6 + gcc/testsuite/gcc.target/i386/pr101812.c | 12 + gcc/tree-nested.c | 1 + gcc/tree-pass.h | 1 + gcc/tree-vect-loop.c | 18 + gcc/tree-vect-stmts.c | 92 +- gcc/tree-vectorizer.h | 1 + libgomp/ChangeLog | 18 + libgomp/plugin/plugin-gcn.c | 3 +- .../libgomp.oacc-c-c++-common/acc_prof-kernels-1.c | 3 - .../libgomp.oacc-c-c++-common/loop-dim-default.c | 4 +- .../libgomp.oacc-c-c++-common/parallel-dims.c | 12 +- .../libgomp.oacc-c-c++-common/routine-wv-2.c | 7 +- .../libgomp.oacc-fortran/optional-reduction.f90 | 3 + .../testsuite/libgomp.oacc-fortran/reduction-7.f90 | 3 + libstdc++-v3/ChangeLog | 28 + libstdc++-v3/include/bits/regex.h | 28 +- libstdc++-v3/include/bits/regex.tcc | 6 +- libstdc++-v3/include/bits/regex_automaton.tcc | 4 +- libstdc++-v3/include/bits/regex_compiler.h | 8 +- libstdc++-v3/include/bits/regex_executor.h | 6 +- libstdc++-v3/include/debug/safe_container.h | 13 +- libstdc++-v3/include/std/regex | 3 + 82 files changed, 3345 insertions(+), 190 deletions(-) create mode 100644 gcc/omp-oacc-neuter-broadcast.cc create mode 100644 gcc/testsuite/g++.dg/gomp/attrs-10.C create mode 100644 gcc/testsuite/g++.dg/gomp/attrs-11.C create mode 100644 gcc/testsuite/gcc.dg/pr101741.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr101824.c create mode 100644 gcc/testsuite/gcc.dg/vla-stexp-1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/vect-shr-reg-run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/vect-shr-reg.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr80355-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr80355-2.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_d-1.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_d-2.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_q-1.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_q-2.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_ud-1.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_ud-2.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_uq-1.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_uq-2.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_uw-1.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_uw-2.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_w-1.c create mode 100644 gcc/testsuite/gcc.target/i386/cond_op_shift_w-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr101812.c