This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_tx1/llvm-release-aarch64-spec2k6-O3_LTO in repository toolchain/ci/glibc.
from cd4f43be3d linux: Fix mq_timereceive check for 32 bit fallback code (BZ 29304) adds 51e2d3b53b nptl: Fix ___pthread_unregister_cancel_restore asynchronous restore adds e0cb101d1b x86_64: Remove bzero optimization adds 650bf51c78 x86_64: Implement evex512 version of strlen, strnlen, wcslen [...] adds f9f0fbbf7b x86-64: Ignore r_addend for R_X86_64_GLOB_DAT/R_X86_64_JUMP_SLOT adds b1f23b6128 x86_64: Add strstr function with 512-bit EVEX adds 82560fe43e x86: Create header for VEC classes in x86 strings library adds 54486f520a x86: Add COND_VZEROUPPER that can replace vzeroupper if no `ret` adds 7001d558a0 x86: Optimize memrchr-sse2.S adds f8ba0e0452 x86: Optimize memrchr-evex.S adds c536b318f0 x86: Optimize memrchr-avx2.S adds 5321a217cf x86: Shrink code size of memchr-avx2.S adds b4744d4414 x86: Shrink code size of memchr-evex.S adds e74385736c x86: ZERO_UPPER_VEC_REGISTERS_RETURN_XTEST expect no transactions adds 6b4a2ab7e0 x86: Align varshift table to 32-bytes adds 7f7a728b71 x86: Fix misordered logic for setting `rep_movsb_stop_threshold` adds 232b7adb14 x86: Add sse42 implementation to strcmp's ifunc adds 863987a6ef x86: Add bounds `x86_non_temporal_threshold` adds ce32ad91eb x86: Cleanup bounds checking in large memcpy case adds dd3b6857ee x86: Add BMI1/BMI2 checks for ISA_V3 check adds 3eb17048c4 x86: Align entry for memrchr to 64-bytes. adds c77cde8172 x86: Put wcs{n}len-sse4.1 in the sse4.1 text section adds 210e9728ff x86: Add definition for __wmemset_chk AVX2 RTM in ifunc impl list adds de6f7bb873 x86: Move and slightly improve memset_erms adds fdf699edea x86: Move mem{p}{mov|cpy}_{chk_}erms to its own file adds c4050b2552 x86: Add missing IS_IN (libc) check to strncmp-sse4_2.S adds d56c7e0965 Apply asm redirections in stdio.h before first use [BZ #27087] adds dc2d843045 Update syscall-names.list for Linux 5.18 adds 0e5b239f45 malloc: Simplify implementation of __malloc_assert
No new revisions were added by this update.
Summary of changes: include/bits/stdio2-decl.h | 1 + libio/Makefile | 2 +- libio/bits/stdio2-decl.h | 111 ++++ libio/bits/stdio2.h | 62 --- libio/stdio.h | 17 +- malloc/malloc.c | 15 +- manual/tunables.texi | 2 +- nptl/cleanup_defer.c | 2 +- string/test-rawmemchr.c | 57 +- sysdeps/unix/sysv/linux/syscall-names.list | 4 +- sysdeps/x86/dl-cacheinfo.h | 32 +- sysdeps/x86/isa-level.c | 3 +- sysdeps/x86_64/bzero.S | 1 - sysdeps/x86_64/dl-machine.h | 6 +- sysdeps/x86_64/memrchr.S | 613 ++++++++++----------- sysdeps/x86_64/memset.S | 10 +- sysdeps/x86_64/multiarch/Makefile | 9 +- .../multiarch/{varshift.h => avx-rtm-vecs.h} | 29 +- .../{memset-sse2-unaligned-erms.S => avx-vecs.h} | 44 +- sysdeps/x86_64/multiarch/bzero.c | 106 ---- ...et-sse2-unaligned-erms.S => evex-vecs-common.h} | 36 +- .../multiarch/{varshift.c => evex256-vecs.h} | 26 +- .../multiarch/{varshift.c => evex512-vecs.h} | 26 +- sysdeps/x86_64/multiarch/ifunc-impl-list.c | 72 +-- sysdeps/x86_64/multiarch/memchr-avx2-rtm.S | 1 + sysdeps/x86_64/multiarch/memchr-avx2.S | 109 ++-- sysdeps/x86_64/multiarch/memchr-evex.S | 46 +- sysdeps/x86_64/multiarch/memmove-erms.S | 72 +++ .../x86_64/multiarch/memmove-vec-unaligned-erms.S | 79 +-- sysdeps/x86_64/multiarch/memrchr-avx2-rtm.S | 1 + sysdeps/x86_64/multiarch/memrchr-avx2.S | 534 +++++++++--------- sysdeps/x86_64/multiarch/memrchr-evex.S | 539 +++++++++--------- .../multiarch/memset-avx2-unaligned-erms-rtm.S | 1 - .../x86_64/multiarch/memset-avx2-unaligned-erms.S | 6 - .../multiarch/memset-avx512-unaligned-erms.S | 3 - ...{memset-sse2-unaligned-erms.S => memset-erms.S} | 45 +- .../x86_64/multiarch/memset-evex-unaligned-erms.S | 3 - .../x86_64/multiarch/memset-sse2-unaligned-erms.S | 1 - .../x86_64/multiarch/memset-vec-unaligned-erms.S | 94 +--- .../{memset-sse2-unaligned-erms.S => sse2-vecs.h} | 44 +- sysdeps/x86_64/multiarch/strcmp.c | 5 + sysdeps/x86_64/multiarch/strlen-evex-base.S | 302 ++++++++++ sysdeps/x86_64/multiarch/strlen-evex512.S | 7 + sysdeps/x86_64/multiarch/strlen-vec.S | 6 +- sysdeps/x86_64/multiarch/strncmp-sse4_2.S | 8 +- sysdeps/x86_64/multiarch/strnlen-evex512.S | 4 + sysdeps/x86_64/multiarch/strstr-avx512.c | 218 ++++++++ sysdeps/x86_64/multiarch/strstr.c | 24 +- sysdeps/x86_64/multiarch/varshift.c | 5 +- sysdeps/x86_64/multiarch/varshift.h | 3 +- sysdeps/x86_64/multiarch/vec-macros.h | 90 +++ sysdeps/x86_64/multiarch/wcslen-evex512.S | 4 + sysdeps/x86_64/multiarch/wcslen-sse4_1.S | 1 + sysdeps/x86_64/multiarch/wcsnlen-evex512.S | 5 + sysdeps/x86_64/multiarch/wcsnlen-sse4_1.S | 1 + sysdeps/x86_64/sysdep.h | 24 +- 56 files changed, 2091 insertions(+), 1480 deletions(-) create mode 100644 include/bits/stdio2-decl.h create mode 100644 libio/bits/stdio2-decl.h delete mode 100644 sysdeps/x86_64/bzero.S copy sysdeps/x86_64/multiarch/{varshift.h => avx-rtm-vecs.h} (60%) copy sysdeps/x86_64/multiarch/{memset-sse2-unaligned-erms.S => avx-vecs.h} (56%) delete mode 100644 sysdeps/x86_64/multiarch/bzero.c copy sysdeps/x86_64/multiarch/{memset-sse2-unaligned-erms.S => evex-vecs-common.h} (60%) copy sysdeps/x86_64/multiarch/{varshift.c => evex256-vecs.h} (64%) copy sysdeps/x86_64/multiarch/{varshift.c => evex512-vecs.h} (64%) create mode 100644 sysdeps/x86_64/multiarch/memmove-erms.S copy sysdeps/x86_64/multiarch/{memset-sse2-unaligned-erms.S => memset-erms.S} (57%) copy sysdeps/x86_64/multiarch/{memset-sse2-unaligned-erms.S => sse2-vecs.h} (58%) create mode 100644 sysdeps/x86_64/multiarch/strlen-evex-base.S create mode 100644 sysdeps/x86_64/multiarch/strlen-evex512.S create mode 100644 sysdeps/x86_64/multiarch/strnlen-evex512.S create mode 100644 sysdeps/x86_64/multiarch/strstr-avx512.c create mode 100644 sysdeps/x86_64/multiarch/vec-macros.h create mode 100644 sysdeps/x86_64/multiarch/wcslen-evex512.S create mode 100644 sysdeps/x86_64/multiarch/wcsnlen-evex512.S