This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands. new d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/ChangeLog | 47 ++++++ gcc/config/arm/arm-builtins.c | 18 +++ gcc/config/arm/arm_mve.h | 160 +++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 8 +- gcc/config/arm/mve.md | 56 +++++++- gcc/testsuite/ChangeLog | 19 +++ .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 +++ .../arm/mve/intrinsics/{vctp16q.c => vcmpneq_s8.c} | 12 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 +++ .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 +++ 20 files changed, 596 insertions(+), 10 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vctp16q.c => vcmpneq_s8.c} (50%) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c