This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/llvm-project.
from 0736f7f5d72 [OPENMP5.0]Allow multiple context selectors in the context [...] adds e406a3f2d64 [InstSimplify] add tests for fma/fmuladd; NFC adds c667cdc850c [c++20] P1331R2: Allow transient use of uninitialized objec [...] adds db800c267d8 Data Dependence Graph Basics adds fb6052c6516 gn build: Merge r372238 adds 4b661f94e28 [DDG] Break a cyclic dependency from Analysis to ScalarOpts adds 85e26f56cbf Revert "Revert "Implement std::condition_variable via pthre [...] adds 1723364a684 Fix compile-time regression caused by rL371928 adds 8b719a3b8a4 [NFC][InstCombine] More tests for PR42563 "Dropping pointle [...] adds ba4cad90396 [InstCombine] dropRedundantMaskingOfLeftShiftInput(): some [...] adds 79983be5a02 [clang-format][PR41964] Fix crash with SIGFPE when TabWidth [...] adds 5741d19f046 [Sema] Suppress -Wformat diagnostics for bool types when pr [...] adds 533434fc728 make -frewrite-includes also rewrite conditions in #if/#elif adds a767a0688b0 [clang-format][PR41899] PointerAlignment: Left leads to use [...] adds 1e9c1d2b7bf actually also compile output in tests for -frewrite-includes adds 164dbd386d0 [mips] Expand 'lw/sw' instructions for 32-bit GOT adds f71939c0995 [OPENMP]Fix for PR43349: Crash for privatized loop bound. adds 260b6949040 [CodeGen][MIPS][NFC] Some standalone tests for D66805 "or v [...] adds ec6b91b6655 [MIPS] For vectors, select `add %x, C` as `sub %x, -C` if i [...] adds dd0170ab245 [SimplifyCFG] mergeConditionalStoreToAddress(): consider co [...] adds 366ab0d086a [AArch64] Don't implicitly enable global isel on Darwin if [...] adds b646dd92c23 [InstCombine] foldUnsignedUnderflowCheck(): handle last few [...] adds a042aa1d829 [CodeGen][X86][NFC] Tests for (sub Carry, X) -> (addcarry ( [...] adds c00f3182243 [DAGCombine][ARM][X86] (sub Carry, X) -> (addcarry (sub 0 [...] adds f88e75525d2 On PowerPC, Secure-PLT by default for FreeBSD 13 and higher adds ab8b456ce5d On PowerPC, Secure-PLT by default for FreeBSD 13 and higher adds feea722cf3d [SimplifyCFG] mergeConditionalStoreToAddress(): try to pacify MSAN adds 3425a896767 fix build, adjust test also for Windows path separator adds 070598bb529 llvm-reduce: Add pass to reduce basic blocks adds 79718839d28 gn build: Merge r372264 adds e40ef12bfad [lld][WebAssembly] Fix use after free of archive path adds 68eae498599 Add AutoUpgrade function to add new address space datalayou [...] adds bdad30a8b8f gn build: Merge r372267 adds b8ac93c73b6 [analyzer] PR43102: Fix an assertion and an out-of-bounds e [...] adds c4da7eeccde llvm-reduce: Fix inconsistencies between int/unsigned usage [...] adds 69a92352022 llvm-reduce: Remove inaccurate doxy comment about a return [...] adds 0779dffbd4a Remove the obsolete BlockByRefStruct flag from LLVM IR adds ce65ebc39e5 [AArch64][GlobalISel] Support lowering musttail calls adds 8535ba6fa01 [Docs] Moves topics to new categories adds dbcd7f56027 [WebAssembly] Restore defaults for stores per memop adds 73778e9878f [utils] Amend update_llc_test_checks.py to non-llc tooling, NFC adds 84c368e2e22 [utils] Add minimal support for MIR inputs to update_llc_te [...] adds 4fd11c1e456 [Object] Extend MachOUniversalBinary::getObjectForArch adds fa7f168a371 llvm-reduce: Avoid use-after-free when removing a branch in [...] adds e93aded7f02 Initialize all fields in ABIArgInfo. adds 798fe477e39 llvm-reduce: Add pass to reduce instructions adds 98a57332ef0 gn build: Merge r372282 adds 21143b93a6e [WebAssembly] Sort output data sections to place .bss last adds d8399d12cd8 GlobalISel: Don't materialize immarg arguments to intrinsics adds 22e2c09515e AMDGPU/GlobalISel: Fix RegBankSelect G_SMULH/G_UMULH pre-gfx9 adds c189f023ac4 MachineScheduler: Fix assert from not checking subregs adds 01213407c41 Fix typo adds a30d022db6d AMDGPU/GlobalISel: Attempt to RegBankSelect image intrinsics adds a62ef583468 AMDGPU/GlobalISel: RegBankSelect llvm.amdgcn.raw.buffer.{lo [...] adds 838ff36553a AMDGPU/GlobalISel: RegBankSelect struct buffer load/store adds 67f1f6ff8c0 AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.store adds 494243597b4 AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.store.format adds c15aa241f82 [CLANG][BPF] change __builtin_preserve_access_index() signature adds 4f663a63677 AMDGPU/GlobalISel: RegBankSelect tbuffer load/store adds bffbeecb44a AMDGPU/GlobalISel: RegBankSelect llvm.amdgcn.ds.swizzle adds 9f4c7571a1f AMDGPU/SILoadStoreOptimizer: Add const to more functions adds 84dc688bc71 [Builtins] Delete setjmp_syscall and qsetjmp adds c36b0bf3106 [lldb] [Process/gdb-remote] Correct more missing LLDB_INVAL [...] adds eff4fd69998 [X86] Remove unused argument from a helper function. NFC adds d103bb654fe [X86] Change a SmallVector& argument to SmallVectorImpl&. NFC adds 56aa691c414 [ARM] Fix for buildbots adds c2d25ed1b36 [X86] Prevent crash in LowerBUILD_VECTORvXi1 for v64i1 vect [...] adds a44768858c7 [Unroll] Add an option to control complete unrolling adds 5e7c76aa382 [TestCommit] Trivial change to test commit access. adds 8a12e40185c [TestCommit] Trivial change to test commit access. adds da89495a3e7 Fix MSVC "result of 32-bit shift implicitly converted to 64 [...] adds 04398c729b2 [llvm-ar] Include a line number when failing to parse an MR [...] adds cce2342d469 Fix -Wdocumentation "@returns in a void function" warning. NFCI. adds aa03c14827f Revert [llvm-ar] Include a line number when failing to pars [...] adds ec841cf36ca [cmake] Strip quotes in try_compile_only adds 0cfb78e52af [ARM] MVE i1 splat adds 13bdae8541c Revert r372285 "GlobalISel: Don't materialize immarg argume [...] adds c65dd89804d [DAG] Add SelectionDAG::MaxRecursionDepth constant adds 57990b4be0a [clang-tidy] Fix bugprone-argument-comment-check to correct [...] adds eb231d15825 [CUDA][HIP] Fix typo in `BestViableFunction` adds b88800d8829 Clean out unused diagnostics. NFC. adds 88a5fbfcea7 [TableGen] Support encoding per-HwMode adds ed69faa01bf [OpenCL] Add version handling and add vector ld/st builtins adds 3c3602aefa5 Remove an unsafe member variable that wasn't needed; NFC. adds 7592e3a81fc [Float2Int] auto-generate complete test checks; NFC adds ed9104c3f87 Reverting r372323 because it broke color tests on Linux. adds cde4f727fff [docs] Break long (>80) line. NFC adds 9e94ef42bab [DAGCombiner] Add node to the worklist in topological order [...] adds af6043557dd [DAG][X86] Convert isNegatibleForFree/GetNegatedExpression [...] adds efb9e45d6bc Revert r372325 - Reverting r372323 because it broke color t [...] adds 7decdbf2db8 X86: Add missing test for vshli SimplifyDemandedBitsForTargetNode adds 7cb60fb00f5 Make appendCallNB lambda mutable adds e0900f285bb [MCA] Improved cost computation for loop carried dependenci [...] new 3ecab8e4555 Reapply r372285 "GlobalISel: Don't materialize immarg argum [...] new 13e71ce6931 [Float2Int] avoid crashing on unreachable code (PR38502) new e2f9bc3b11b [AMDGPU] Unnecessary -amdgpu-scalarize-global-loads=false f [...]
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: .../clang-tidy/bugprone/ArgumentCommentCheck.cpp | 2 +- .../test/clang-tidy/bugprone-argument-comment.cpp | 22 + clang/docs/LanguageExtensions.rst | 4 +- clang/include/clang/AST/DeclCXX.h | 3 +- clang/include/clang/AST/TextNodeDumper.h | 2 - clang/include/clang/Basic/Builtins.def | 4 +- clang/include/clang/Basic/DiagnosticASTKinds.td | 45 +- clang/include/clang/Basic/DiagnosticCommonKinds.td | 2 - clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 - .../include/clang/Basic/DiagnosticFrontendKinds.td | 6 - clang/include/clang/Basic/DiagnosticSemaKinds.td | 45 +- clang/include/clang/CodeGen/CGFunctionInfo.h | 10 +- clang/lib/AST/DeclCXX.cpp | 3 +- clang/lib/AST/ExprConstant.cpp | 293 +++++--- clang/lib/AST/FormatString.cpp | 2 + clang/lib/AST/Interp/State.h | 1 + clang/lib/AST/TextNodeDumper.cpp | 3 +- clang/lib/Analysis/PathDiagnostic.cpp | 18 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 16 + clang/lib/Driver/ToolChains/Arch/PPC.cpp | 3 +- clang/lib/Format/Encoding.h | 3 +- clang/lib/Format/FormatTokenLexer.cpp | 3 +- clang/lib/Format/TokenAnnotator.cpp | 3 +- clang/lib/Format/WhitespaceManager.cpp | 37 +- clang/lib/Frontend/Rewrite/InclusionRewriter.cpp | 174 ++--- clang/lib/Sema/OpenCLBuiltins.td | 161 ++++- clang/lib/Sema/SemaChecking.cpp | 28 +- clang/lib/Sema/SemaDeclCXX.cpp | 41 +- clang/lib/Sema/SemaLookup.cpp | 7 + clang/lib/Sema/SemaOverload.cpp | 16 +- .../StaticAnalyzer/Core/BugReporterVisitors.cpp | 3 +- clang/test/AST/ast-dump-color.cpp | 4 +- clang/test/Analysis/loop-widening.cpp | 27 + .../test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p3.cpp | 10 +- .../test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p4.cpp | 52 +- clang/test/CXX/drs/dr14xx.cpp | 59 +- .../Inputs/NextIncludes/rewrite-includes9.h | 2 +- clang/test/Frontend/Inputs/rewrite-includes1.h | 2 +- clang/test/Frontend/Inputs/rewrite-includes2.h | 2 +- clang/test/Frontend/Inputs/rewrite-includes3.h | 2 +- clang/test/Frontend/Inputs/rewrite-includes4.h | 2 +- clang/test/Frontend/Inputs/rewrite-includes5.h | 2 +- clang/test/Frontend/Inputs/rewrite-includes6.h | 2 +- clang/test/Frontend/Inputs/rewrite-includes7.h | 2 +- clang/test/Frontend/rewrite-includes-cli-include.c | 2 +- clang/test/Frontend/rewrite-includes-conditions.c | 113 +++ clang/test/Frontend/rewrite-includes.c | 136 ++-- clang/test/Modules/preprocess-module.cpp | 2 +- clang/test/OpenMP/parallel_for_codegen.cpp | 6 +- clang/test/Sema/builtin-preserve-access-index.c | 26 +- clang/test/Sema/format-bool.c | 46 ++ clang/test/SemaCUDA/function-overload.cu | 17 + .../implicit-member-target-collision-cxx11.cu | 6 +- clang/test/SemaCXX/constant-expression-cxx11.cpp | 7 +- clang/test/SemaCXX/constant-expression-cxx1y.cpp | 5 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 87 ++- clang/test/SemaOpenCL/fdeclare-opencl-builtins.cl | 50 ++ clang/unittests/Format/FormatTest.cpp | 82 +++ clang/utils/TableGen/ClangOpenCLBuiltinEmitter.cpp | 22 +- clang/www/cxx_status.html | 3 +- compiler-rt/cmake/Modules/BuiltinTests.cmake | 6 + libcxx/include/__config | 10 + libcxx/include/__mutex_base | 145 +++- .../thread.condition.condvar/wait_until.pass.cpp | 33 +- lld/test/wasm/custom-section-name.ll | 58 ++ lld/test/wasm/data-layout.ll | 60 +- lld/test/wasm/data-segment-merging.ll | 52 +- lld/test/wasm/data-segments.ll | 30 +- lld/test/wasm/reloc-addend.ll | 4 +- lld/test/wasm/relocatable.ll | 60 +- lld/test/wasm/tls-align.ll | 2 +- lld/test/wasm/tls.ll | 2 +- lld/wasm/InputFiles.h | 2 +- lld/wasm/OutputSegment.h | 4 +- lld/wasm/Writer.cpp | 21 +- .../GDBRemoteCommunicationServerLLGS.cpp | 7 +- llvm/bindings/go/llvm/dibuilder.go | 2 +- llvm/docs/DependenceGraphs/cycle.png | Bin 0 -> 46831 bytes llvm/docs/DependenceGraphs/cycle_pi.png | Bin 0 -> 47148 bytes llvm/docs/DependenceGraphs/index.rst | 140 ++++ llvm/docs/DependenceGraphs/uml_builder_pattern.png | Bin 0 -> 77125 bytes llvm/docs/DependenceGraphs/uml_nodes_and_edges.png | Bin 0 -> 51501 bytes llvm/docs/Frontend/PerformanceTips.rst | 3 +- llvm/docs/ProgrammingDocumentation.rst | 12 - llvm/docs/SubsystemDocumentation.rst | 11 +- llvm/docs/UserGuides.rst | 4 - llvm/docs/index.rst | 8 + llvm/include/llvm-c/DebugInfo.h | 2 +- llvm/include/llvm/ADT/APInt.h | 2 + llvm/include/llvm/Analysis/DDG.h | 372 ++++++++++ .../include/llvm/Analysis/DependenceGraphBuilder.h | 108 +++ .../llvm/CodeGen/GlobalISel/InstructionSelector.h | 5 + .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 14 +- llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h | 3 + llvm/include/llvm/CodeGen/SelectionDAG.h | 4 + llvm/include/llvm/CodeGen/TargetLowering.h | 12 + llvm/include/llvm/CodeGen/TargetSubtargetInfo.h | 2 - llvm/include/llvm/ExecutionEngine/Orc/RPCUtils.h | 2 +- llvm/include/llvm/IR/AutoUpgrade.h | 4 + llvm/include/llvm/IR/DebugInfoFlags.def | 3 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 1 - llvm/include/llvm/MC/MCSubtargetInfo.h | 2 + llvm/include/llvm/Object/MachOUniversal.h | 8 +- llvm/include/llvm/Target/Target.td | 13 + llvm/include/llvm/Target/TargetMachine.h | 2 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 5 + llvm/include/llvm/Transforms/Scalar/Float2Int.h | 6 +- .../llvm/Transforms/Scalar/LoopUnrollPass.h | 7 + llvm/include/llvm/Transforms/Utils/UnrollLoop.h | 3 +- llvm/lib/Analysis/CMakeLists.txt | 2 + llvm/lib/Analysis/DDG.cpp | 181 +++++ llvm/lib/Analysis/DependenceGraphBuilder.cpp | 200 ++++++ llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 5 + llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 8 - llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 48 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 1 - llvm/lib/CodeGen/AsmPrinter/DwarfUnit.h | 9 - llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 27 +- llvm/lib/CodeGen/ScheduleDAGInstrs.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 325 ++------- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 6 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 18 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 247 ++++++- llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 2 +- llvm/lib/IR/AutoUpgrade.cpp | 20 + llvm/lib/IR/Verifier.cpp | 8 +- llvm/lib/Object/MachOUniversal.cpp | 23 +- llvm/lib/Object/Object.cpp | 2 +- llvm/lib/Passes/PassBuilder.cpp | 10 + llvm/lib/Passes/PassRegistry.def | 2 + .../ProfileData/Coverage/CoverageMappingReader.cpp | 2 +- llvm/lib/Support/APInt.cpp | 52 ++ llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 34 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 2 +- llvm/lib/Target/AArch64/AArch64InstrFormats.td | 4 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 2 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 6 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 279 +++++++- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 7 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 60 ++ llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 5 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 399 ++++++++++- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 40 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 4 + llvm/lib/Target/AMDGPU/BUFInstructions.td | 110 +-- llvm/lib/Target/AMDGPU/DSInstructions.td | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 104 +-- llvm/lib/Target/AMDGPU/SIInstructions.td | 12 +- llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 24 +- llvm/lib/Target/AMDGPU/SOPInstructions.td | 14 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 18 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 44 +- llvm/lib/Target/ARM/ARMBasicBlockInfo.h | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 38 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 52 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 48 +- llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td | 696 +++++++++--------- llvm/lib/Target/Hexagon/HexagonDepOperands.td | 83 ++- llvm/lib/Target/Hexagon/HexagonIntrinsics.td | 46 +- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 81 ++- llvm/lib/Target/Mips/MicroMipsDSPInstrInfo.td | 4 +- llvm/lib/Target/Mips/Mips64InstrInfo.td | 1 + llvm/lib/Target/Mips/MipsDSPInstrInfo.td | 19 +- llvm/lib/Target/Mips/MipsISelDAGToDAG.cpp | 51 ++ llvm/lib/Target/Mips/MipsISelDAGToDAG.h | 5 + llvm/lib/Target/Mips/MipsInstrInfo.td | 2 + llvm/lib/Target/Mips/MipsMSAInstrInfo.td | 55 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 3 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 6 +- llvm/lib/Target/PowerPC/PPCInstrVSX.td | 4 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 3 +- llvm/lib/Target/RISCV/RISCVInstrInfoA.td | 8 +- llvm/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 49 +- llvm/lib/Target/SystemZ/SystemZInstrFormats.td | 166 ++--- llvm/lib/Target/SystemZ/SystemZInstrVector.td | 18 +- llvm/lib/Target/SystemZ/SystemZOperands.td | 121 ++-- llvm/lib/Target/SystemZ/SystemZOperators.td | 6 +- llvm/lib/Target/SystemZ/SystemZPatterns.td | 4 +- .../lib/Target/SystemZ/SystemZSelectionDAGInfo.cpp | 8 +- .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 10 - .../WebAssembly/WebAssemblyInstrBulkMemory.td | 4 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 12 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 434 ++++++----- llvm/lib/Target/X86/X86ISelLowering.h | 11 + llvm/lib/Target/X86/X86InstrAVX512.td | 224 +++--- llvm/lib/Target/X86/X86InstrMMX.td | 8 +- llvm/lib/Target/X86/X86InstrSSE.td | 204 +++--- llvm/lib/Target/X86/X86InstrSystem.td | 2 +- llvm/lib/Target/X86/X86InstrTSX.td | 2 +- llvm/lib/Target/X86/X86InstrXOP.td | 16 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 16 +- llvm/lib/Target/X86/X86TargetMachine.h | 3 - .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 52 ++ .../Transforms/InstCombine/InstCombineShifts.cpp | 13 +- llvm/lib/Transforms/Scalar/Float2Int.cpp | 47 +- .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopUnrollPass.cpp | 26 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 92 +-- llvm/test/Analysis/DDG/basic-a.ll | 189 +++++ llvm/test/Analysis/DDG/basic-b.ll | 216 ++++++ llvm/test/Analysis/DDG/basic-loopnest.ll | 434 +++++++++++ llvm/test/Bitcode/upgrade-datalayout.ll | 9 + llvm/test/Bitcode/upgrade-datalayout2.ll | 10 + llvm/test/Bitcode/upgrade-datalayout3.ll | 8 + .../AArch64/GlobalISel/arm64-irtranslator.ll | 3 +- .../AArch64/GlobalISel/call-translator-musttail.ll | 15 +- .../GlobalISel/call-translator-tail-call.ll | 15 + .../AArch64/arm64-code-model-large-darwin.ll | 16 + llvm/test/CodeGen/AArch64/vararg-tallcall.ll | 2 + .../AMDGPU/GlobalISel/inst-select-amdgcn.exp.mir | 12 +- .../GlobalISel/inst-select-amdgcn.s.sendmsg.mir | 3 +- .../GlobalISel/irtranslator-amdgcn-sendmsg.ll | 15 + .../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 12 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 9 +- .../irtranslator-struct-return-intrinsics.ll | 5 +- .../llvm.amdgcn.raw.buffer.store.format.f16.ll | 519 ++++++++++++++ .../llvm.amdgcn.raw.buffer.store.format.f32.ll | 314 ++++++++ .../GlobalISel/llvm.amdgcn.raw.buffer.store.ll | 791 +++++++++++++++++++++ .../AMDGPU/GlobalISel/llvm.amdgcn.s.sleep.ll | 45 ++ .../AMDGPU/GlobalISel/regbankselect-amdgcn-exp.mir | 40 +- .../GlobalISel/regbankselect-amdgcn.ds.swizzle.mir | 21 + .../regbankselect-amdgcn.image.load.1d.ll | 181 +++++ .../regbankselect-amdgcn.image.sample.1d.ll | 268 +++++++ .../regbankselect-amdgcn.raw.buffer.load.ll | 173 +++++ .../regbankselect-amdgcn.struct.buffer.load.ll | 179 +++++ .../regbankselect-amdgcn.struct.buffer.store.ll | 174 +++++ .../AMDGPU/GlobalISel/regbankselect-smulh.mir | 62 +- .../AMDGPU/GlobalISel/regbankselect-umulh.mir | 62 +- llvm/test/CodeGen/AMDGPU/max.ll | 30 +- ...hed-assert-dead-def-subreg-use-other-subreg.mir | 70 ++ llvm/test/CodeGen/AMDGPU/sminmax.ll | 29 +- llvm/test/CodeGen/AMDGPU/sminmax.v2i16.ll | 18 +- llvm/test/CodeGen/ARM/addsubcarry-promotion.ll | 26 +- llvm/test/CodeGen/ARM/debug-info-blocks.ll | 2 +- llvm/test/CodeGen/Mips/msa/arithmetic.ll | 64 ++ .../CodeGen/Thumb2/LowOverheadLoops/massive.mir | 50 +- llvm/test/CodeGen/Thumb2/mve-pred-build-var.ll | 37 +- llvm/test/CodeGen/WebAssembly/bulk-memory.ll | 40 +- llvm/test/CodeGen/X86/avx512-mask-op.ll | 77 ++ llvm/test/CodeGen/X86/recip-fastmath.ll | 16 +- llvm/test/CodeGen/X86/recip-fastmath2.ll | 112 +-- llvm/test/CodeGen/X86/subcarry.ll | 21 + .../CodeGen/X86/vshli-simplify-demanded-bits.ll | 58 ++ llvm/test/DebugInfo/Generic/block-asan.ll | 2 +- llvm/test/MC/Mips/mips-expansions.s | 68 +- llvm/test/MC/Mips/mips64-expansions.s | 68 +- llvm/test/Other/opt-O2-pipeline.ll | 2 +- llvm/test/Other/opt-O3-pipeline.ll | 2 +- llvm/test/Other/opt-Os-pipeline.ll | 2 +- llvm/test/Reduce/Inputs/remove-bbs.py | 15 + llvm/test/Reduce/Inputs/remove-global-vars.py | 14 +- llvm/test/Reduce/Inputs/remove-instructions.py | 17 + llvm/test/Reduce/remove-bbs.ll | 29 + llvm/test/Reduce/remove-global-vars.ll | 6 +- llvm/test/Reduce/remove-instructions.ll | 23 + llvm/test/TableGen/BigEncoder.td | 17 +- llvm/test/TableGen/HwModeEncodeDecode.td | 81 +++ llvm/test/TableGen/immarg.td | 31 + llvm/test/Transforms/Float2Int/basic.ll | 412 ++++++----- ...redundant-left-shift-input-masking-variant-c.ll | 98 +++ ...redundant-left-shift-input-masking-variant-d.ll | 114 +++ ...redundant-left-shift-input-masking-variant-e.ll | 98 +++ ...redundant-left-shift-input-masking-variant-c.ll | 20 - ...redundant-left-shift-input-masking-variant-d.ll | 23 - ...redundant-left-shift-input-masking-variant-e.ll | 20 - ...redundant-left-shift-input-masking-variant-f.ll | 7 +- .../result-of-usub-is-non-zero-and-no-overflow.ll | 16 +- llvm/test/Transforms/InstSimplify/call.ll | 136 ++++ .../LoopUnroll/disable-full-unroll-by-opt.ll | 35 + .../SimplifyCFG/X86/merge-cond-stores-cost.ll | 12 +- llvm/test/Verifier/blockbyref.ll | 4 +- .../X86/SkylakeClient/bottleneck-analysis.s | 12 +- llvm/tools/llvm-lipo/llvm-lipo.cpp | 7 +- llvm/tools/llvm-mca/Views/BottleneckAnalysis.cpp | 40 +- llvm/tools/llvm-mca/Views/BottleneckAnalysis.h | 8 +- llvm/tools/llvm-objdump/MachODump.cpp | 2 +- llvm/tools/llvm-reduce/CMakeLists.txt | 2 + llvm/tools/llvm-reduce/DeltaManager.h | 4 + llvm/tools/llvm-reduce/deltas/Delta.cpp | 9 +- llvm/tools/llvm-reduce/deltas/Delta.h | 8 +- llvm/tools/llvm-reduce/deltas/ReduceArguments.cpp | 6 +- .../tools/llvm-reduce/deltas/ReduceBasicBlocks.cpp | 146 ++++ llvm/tools/llvm-reduce/deltas/ReduceBasicBlocks.h | 20 + llvm/tools/llvm-reduce/deltas/ReduceFunctions.cpp | 10 +- llvm/tools/llvm-reduce/deltas/ReduceGlobalVars.cpp | 6 +- .../llvm-reduce/deltas/ReduceInstructions.cpp | 65 ++ llvm/tools/llvm-reduce/deltas/ReduceInstructions.h | 20 + llvm/tools/llvm-reduce/deltas/ReduceMetadata.cpp | 16 +- llvm/unittests/ADT/APIntTest.cpp | 85 +++ llvm/unittests/Bitcode/CMakeLists.txt | 1 + llvm/unittests/Bitcode/DataLayoutUpgradeTest.cpp | 59 ++ llvm/utils/TableGen/CodeEmitterGen.cpp | 200 ++++-- llvm/utils/TableGen/CodeGenTarget.cpp | 3 +- llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 65 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 27 +- llvm/utils/TableGen/InfoByHwMode.cpp | 11 + llvm/utils/TableGen/InfoByHwMode.h | 5 + llvm/utils/TableGen/SubtargetEmitter.cpp | 3 + llvm/utils/gn/secondary/llvm/lib/Analysis/BUILD.gn | 2 + .../gn/secondary/llvm/tools/llvm-reduce/BUILD.gn | 2 + .../gn/secondary/llvm/unittests/Bitcode/BUILD.gn | 1 + llvm/utils/update_llc_test_checks.py | 23 +- 304 files changed, 11687 insertions(+), 3145 deletions(-) create mode 100644 clang/test/Analysis/loop-widening.cpp create mode 100644 clang/test/Frontend/rewrite-includes-conditions.c create mode 100644 clang/test/Sema/format-bool.c create mode 100644 lld/test/wasm/custom-section-name.ll create mode 100644 llvm/docs/DependenceGraphs/cycle.png create mode 100644 llvm/docs/DependenceGraphs/cycle_pi.png create mode 100644 llvm/docs/DependenceGraphs/index.rst create mode 100644 llvm/docs/DependenceGraphs/uml_builder_pattern.png create mode 100644 llvm/docs/DependenceGraphs/uml_nodes_and_edges.png create mode 100644 llvm/include/llvm/Analysis/DDG.h create mode 100644 llvm/include/llvm/Analysis/DependenceGraphBuilder.h create mode 100644 llvm/lib/Analysis/DDG.cpp create mode 100644 llvm/lib/Analysis/DependenceGraphBuilder.cpp create mode 100644 llvm/test/Analysis/DDG/basic-a.ll create mode 100644 llvm/test/Analysis/DDG/basic-b.ll create mode 100644 llvm/test/Analysis/DDG/basic-loopnest.ll create mode 100644 llvm/test/Bitcode/upgrade-datalayout.ll create mode 100644 llvm/test/Bitcode/upgrade-datalayout2.ll create mode 100644 llvm/test/Bitcode/upgrade-datalayout3.ll create mode 100644 llvm/test/CodeGen/AArch64/arm64-code-model-large-darwin.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-amdgcn-sendmsg.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.stor [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.stor [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.store.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.s.sleep.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.swi [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.raw.bu [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.struct [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.struct [...] create mode 100644 llvm/test/CodeGen/AMDGPU/sched-assert-dead-def-subreg-use-other [...] create mode 100644 llvm/test/CodeGen/X86/vshli-simplify-demanded-bits.ll create mode 100755 llvm/test/Reduce/Inputs/remove-bbs.py create mode 100755 llvm/test/Reduce/Inputs/remove-instructions.py create mode 100644 llvm/test/Reduce/remove-bbs.ll create mode 100644 llvm/test/Reduce/remove-instructions.ll create mode 100644 llvm/test/TableGen/HwModeEncodeDecode.td create mode 100644 llvm/test/TableGen/immarg.td create mode 100644 llvm/test/Transforms/InstCombine/partally-redundant-left-shift- [...] create mode 100644 llvm/test/Transforms/InstCombine/partally-redundant-left-shift- [...] create mode 100644 llvm/test/Transforms/InstCombine/partally-redundant-left-shift- [...] create mode 100644 llvm/test/Transforms/LoopUnroll/disable-full-unroll-by-opt.ll create mode 100644 llvm/tools/llvm-reduce/deltas/ReduceBasicBlocks.cpp create mode 100644 llvm/tools/llvm-reduce/deltas/ReduceBasicBlocks.h create mode 100644 llvm/tools/llvm-reduce/deltas/ReduceInstructions.cpp create mode 100644 llvm/tools/llvm-reduce/deltas/ReduceInstructions.h create mode 100644 llvm/unittests/Bitcode/DataLayoutUpgradeTest.cpp