This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto in repository toolchain/ci/binutils-gdb.
from ca028a46d5 Automatic date update in version.in adds c8154ce0d6 gdb: move gdb_disassembly_flag into a new disasm-flags.h file adds a01567f4f7 Enable ARMv8.1-m PACBTI support adds 19c26da69d Add code to display the contents of .debug_loclists sections [...] adds 9716aa0a27 gdb: make interp_add static adds 7fb56b9893 gdb: LoongArch: prepend tramp frame unwinder for signal adds 49fffa58f7 Fix "bins" simulation for v850e3v5 adds 477904ca75 Fix for v850e divq instruction adds 6d088eb92e gdb: don't copy entirely optimized out values in value_copy adds 8fb1059308 Use new and delete in jit.c adds 089169c003 gdb: mips: Fix the handling of complex type of function retu [...] adds 5f0b6b77f1 Automatic date update in version.in
No new revisions were added by this update.
Summary of changes: bfd/version.h | 2 +- binutils/ChangeLog | 24 + binutils/dwarf.c | 513 ++++++++++++++++++--- binutils/dwarf.h | 4 + binutils/testsuite/binutils-all/dw5.W | 2 +- .../testsuite/binutils-all/x86-64/pr26808.dump | 82 ++-- gas/ChangeLog | 5 + gas/testsuite/gas/elf/dwarf-5-irp.d | 2 +- gdb/Makefile.in | 1 + gdb/arc-linux-tdep.c | 1 + gdb/arch/arm.h | 13 + gdb/arm-tdep.c | 241 +++++++++- gdb/arm-tdep.h | 6 + gdb/{mips-netbsd-tdep.h => disasm-flags.h} | 27 +- gdb/disasm.h | 14 +- gdb/doc/gdb.texinfo | 7 + gdb/interps.c | 2 +- gdb/interps.h | 2 - gdb/jit.c | 17 +- gdb/loongarch-linux-tdep.c | 50 ++ gdb/mep-tdep.c | 1 - gdb/mips-tdep.c | 34 +- gdb/python/py-registers.c | 1 - gdb/s12z-tdep.c | 1 + gdb/target.h | 2 +- gdb/testsuite/gdb.python/py-value.exp | 3 + gdb/value.c | 27 +- sim/testsuite/v850/allinsns.exp | 2 +- sim/testsuite/v850/bins.cgs | 12 + sim/testsuite/v850/divq.cgs | 11 + sim/v850/simops.c | 13 +- 31 files changed, 930 insertions(+), 192 deletions(-) copy gdb/{mips-netbsd-tdep.h => disasm-flags.h} (55%) create mode 100644 sim/testsuite/v850/bins.cgs create mode 100644 sim/testsuite/v850/divq.cgs