This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_ubsan in repository toolchain/ci/binutils-gdb.
from 99c9026904 [gdb/build] Fix build breaker in language.c with gcc 7.5.0 adds 29136be7df Don't use BFD_VMA_FMT in gdb and sim adds 4900c4e60c Get rid of BFD_VMA_FMT adds 9663a947c0 Automatic date update in version.in adds 77b38f6db9 ubsan: som.c undefined shift in som_set_reloc_info adds 578a7392c3 objcopy section alignment adds f7a559d5e1 msan: bfd_mach_o_layout_commands use of uninitialised value adds 431d48ef28 asan: segfault in coff_write_auxent_fname adds 45c8663b92 asan: heap buffer overflow in _bfd_error_handler
No new revisions were added by this update.
Summary of changes: bfd/Makefile.in | 1 - bfd/bfd-in.h | 4 --- bfd/bfd-in2.h | 6 ++-- bfd/coffcode.h | 9 +++--- bfd/coffgen.c | 6 ++-- bfd/configure | 38 ++---------------------- bfd/configure.ac | 12 -------- bfd/configure.com | 12 -------- bfd/mach-o.c | 78 ++++++++++++++++++++++++++++--------------------- bfd/section.c | 2 ++ bfd/som.c | 20 ++++++++----- bfd/version.h | 2 +- binutils/objcopy.c | 26 +++++------------ gdb/windows-tdep.c | 18 +++++++----- sim/common/cgen-trace.c | 4 +-- sim/common/sim-load.c | 13 ++++----- sim/cr16/interp.c | 4 +-- sim/cris/sim-if.c | 25 ++++++++-------- sim/d10v/interp.c | 4 +-- sim/erc32/func.c | 4 +-- sim/m32c/load.c | 4 +-- sim/rl78/load.c | 22 +++++++------- sim/rx/load.c | 14 +++++---- 23 files changed, 137 insertions(+), 191 deletions(-)