This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from b9d36b9ae9a Daily bump. new 7aa9565a62e RISC-V: Add testcases for unsigned avg ceil vx combine.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u64.c | 5 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u8.c | 2 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-u16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-u32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-u64.c | 6 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vx-4-u8.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-u16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-u32.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-u64.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-5-u8.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-u16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-u32.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-u64.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-6-u8.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx_binary.h | 17 ++ .../riscv/rvv/autovec/vx_vf/vx_binary_data.h | 196 +++++++++++++++++++++ .../{vx_vssub-run-1-u16.c => vx_vaadd-run-2-u16.c} | 4 +- .../{vx_vssub-run-1-u32.c => vx_vaadd-run-2-u32.c} | 4 +- .../{vx_vaadd-run-1-u64.c => vx_vaadd-run-2-u64.c} | 4 +- .../{vx_vssub-run-1-u8.c => vx_vaadd-run-2-u8.c} | 4 +- 20 files changed, 243 insertions(+), 11 deletions(-) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vssub-run-1-u16.c => vx_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vssub-run-1-u32.c => vx_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vaadd-run-1-u64.c => vx_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vssub-run-1-u8.c => vx_v [...]