This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch stable in repository linux-next.
from 06e68fed3282 Merge tag 'media/v4.20-3' of git://git.kernel.org/pub/scm/ [...] adds 82fba2df7f7c MIPS: OCTEON: cavium_octeon_defconfig: re-enable OCTEON US [...] adds 25517ed4e99b MIPS: Let early memblock_alloc*() allocate memories bottom-up adds 1229ace4a4a2 MIPS: Loongson3,SGI-IP27: Simplify max_low_pfn calculation adds c8ce94b8fe53 Merge tag 'mips_fixes_4.20_3' of git://git.kernel.org/pub/ [...] adds 21f70d4abf9e RISC-V: Fix raw_copy_{to,from}_user() adds c0fbcd991860 RISC-V: Build flat and compressed kernel images adds 0138ebb90c63 riscv: fix warning in arch/riscv/include/asm/module.h adds 27f8899d6002 riscv: add asm/unistd.h UAPI header adds 5d8f81ba1da5 RISC-V: recognize S/U mode bits in print_isa adds 92b419289cee Merge tag 'riscv-for-linus-4.20-rc4' of git://git.kernel.o [...]
No new revisions were added by this update.
Summary of changes: arch/mips/configs/cavium_octeon_defconfig | 1 + arch/mips/kernel/setup.c | 1 + arch/mips/kernel/traps.c | 3 +- arch/mips/loongson64/loongson-3/numa.c | 12 +---- arch/mips/sgi-ip27/ip27-memory.c | 11 +--- arch/riscv/Makefile | 15 +++++- arch/{arm64 => riscv}/boot/.gitignore | 0 arch/riscv/boot/Makefile | 33 ++++++++++++ arch/riscv/boot/install.sh | 60 ++++++++++++++++++++++ arch/riscv/include/asm/module.h | 1 + arch/riscv/include/asm/uaccess.h | 4 +- arch/riscv/include/asm/unistd.h | 5 +- .../include/uapi/asm/{syscalls.h => unistd.h} | 26 +++++++--- arch/riscv/kernel/cpu.c | 9 ++-- arch/riscv/kernel/head.S | 10 ++++ arch/riscv/kernel/vmlinux.lds.S | 2 +- 16 files changed, 154 insertions(+), 39 deletions(-) copy arch/{arm64 => riscv}/boot/.gitignore (100%) create mode 100644 arch/riscv/boot/Makefile create mode 100644 arch/riscv/boot/install.sh rename arch/riscv/include/uapi/asm/{syscalls.h => unistd.h} (53%)