This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/llvm-project.
from 4a5f9d9faf7 [TargetLowering] Respect recursive depth in SimplifyDemande [...] adds 4aea70ed329 [FPEnv] Extended FPOptions with new attributes adds 1a81b296cda [X86][SSE] combineCommutableSHUFP - permilps(shufps(load(), [...] adds 377e86d12eb [X86][AVX] Add tests showing combineCommutableSHUFP failure [...] adds ae21e37eb43 [mlir][spirv] Add spv.GroupNonUniformElect and spv.GroupNon [...] adds 60d541e1b9d [mlir][spirv] Relax verification to allow flexible placement adds 91d6655a296 [mlir][spirv] NFC: expose builtin func op conversion pattern adds 09f9deaff20 [mlir][spirv] NFC: simplify load/store builder call sites adds 8d6884a15e8 [mlir][spirv] Create builtin variable in nearest symbol table adds cc034a58832 [IR] masked gather/scatter alignment should be set adds f29204d3888 NFC: Implement AST node skipping in ParentMapContext adds 5043962dd31 [Concepts] Fix parsing of scope specifier in compound-requi [...] adds fa19d67a2a2 [X86][AVX] Extend combineCommutableSHUFP to handle v8f32 an [...] adds f99ef5455aa [InstCombine] Add extra shift(c1,add(c2,y)) tests for PR15141 adds 31019dfdf54 [NFC][MCA] Re-autogenerate all check lines in all X86 MCA tests adds 76fcf900d58 [X86][BdVer2] Polish LEA instruction scheduling info adds 0e0c65264ae [libunwind] Fix building standalone after c48974ffd7d1676 adds a8d096aff6b [Concepts] Add missing null check to transformConstructor adds 29e411b3d6a [mlir] Expose getNearestSymbolTable as SymbolTable class method adds 9c24fca2a33 [Concepts] Fix incorrect TemplateArgs for introduction of l [...] adds 17b8f96d65e [FPEnv] Divide macro INSTRUCTION into INSTRUCTION and DAG_I [...] adds 59d690850ee [NFC] Fix typo in Clang docs adds b780df052dd [libunwind] Treat assembly files as C on mingw adds 941f20c3bd2 [MachineVerifier] Simplify and delete LLVM_VERIFY_MACHINEIN [...] adds 2b66d32f3f4 [MIPS GlobalISel] Select count leading zeros adds 8bc7ba5b9ee [MIPS GlobalISel] Select count trailing zeros adds cbf03aee6d8 [MIPS GlobalISel] Select population count (popcount) adds 70f4c6e7b14 [clan-tidy] Fix false positive in bugprone-infinite-loop adds 2c1a142a78f Fix missing dependency in LibcUnitTest adds d0a7cc71773 [Alignment][NFC] Use Align with CreateMaskedScatter/Gather adds a33427447df [llvm-readobj] - Add a test for --hash-table option. adds 5c6f8f73ff8 [llvm-readobj] - Add a test for --dyn-symbols when there ar [...] adds 785c6b22914 [lldb][NFC] Improve documentation for CompletionRequest adds a311bebb53d [lldb][NFC] Give import-std-module tests a more unique file names adds 07c9d532664 [Alignment][NFC] Use Align with CreateAlignedLoad adds e77c149f0e4 [llvm-readobj] - Refine --needed-libs implementation and ad [...] adds b46baa82fc3 Don't separate imp/expl def handling for call site params adds 6c2df5d14f7 [ARM][LowOverheadLoops] Dont ignore VCTP adds b567ff2fa05 [ARM][MVE] Tail-predication: support constant trip count adds 0a57d14abf9 [ASTMatchers] Fix parent traversal with InitListExpr adds 13d4ef9ac0f Improvements to call site register worklist adds 36a8f7f6d8f [clang-format] Handle escaped " in C# string-literals adds 548553eac7b [DWARF] Simplify DWARFExpression. NFC. adds 8f3d47c54ac [DWARF] Do not pass Version to DWARFExpression. NFCI. adds 9a952fd4627 [LLDB] Fix build failures after removing Version from DWARF [...] adds 77e6bb3cbad Re-land [Support] Extend TimeProfiler to support multiple threads adds 06d9230fef9 GlobalISel: Translate vector GEPs adds 8a6b948eb59 [MVE] Fixup order of gather writeback intrinsic outputs adds 2a160ba5b0a GlobalISel: Reimplement widenScalar for G_UNMERGE_VALUES results adds af954e441a5 [WPD] Emit vcall_visibility metadata for MicrosoftCXXABI adds 4332f1a4c82 [AMDGPU] Fix GCN regpressure trackers for INLINEASM instructions. adds fcf5254fa79 [AMDGPU] Handle frame index base operands in memOpsHaveSameBasePtr adds 6461eadf8ff [AMDGPU] Handle multiple base operands in shouldClusterMemOps adds 1bf00219fc8 [AMDGPU] Handle multiple base operands in areMemAccessesTri [...] adds 2214bc81d0b AMDGPU: Allow i16 shader arguments adds 9965b12fd1b Use pointer type size for offset constant when lowering loa [...] adds 739b410f1ff Add a warning, flags and pragmas to limit the number of pre [...] adds d89180972be [X86][AVX] Add test case from PR11210 adds fdaad485e62 AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store adds 07328944efb [mlir] LLVM import: handle constant data and array/vector a [...] adds 84c3f05c8e3 [mlir] Harden error propagation in LLVM import
No new revisions were added by this update.
Summary of changes: .../clang-tidy/bugprone/InfiniteLoopCheck.cpp | 24 +- .../clang-tidy/checkers/bugprone-infinite-loop.cpp | 38 +- clang/docs/LibASTMatchersReference.html | 2 +- clang/include/clang/AST/ParentMapContext.h | 2 +- clang/include/clang/AST/Stmt.h | 4 +- clang/include/clang/Basic/DiagnosticGroups.td | 29 + clang/include/clang/Basic/DiagnosticParseKinds.td | 12 + clang/include/clang/Basic/LangOptions.def | 2 + clang/include/clang/Basic/LangOptions.h | 48 +- clang/include/clang/Driver/Options.td | 3 + clang/include/clang/Lex/Preprocessor.h | 21 + clang/include/clang/Parse/Parser.h | 2 + clang/include/clang/Sema/Sema.h | 14 +- clang/lib/AST/ParentMapContext.cpp | 100 +- clang/lib/CodeGen/CGBuilder.h | 18 +- clang/lib/CodeGen/CGCXX.cpp | 4 +- clang/lib/CodeGen/CodeGenFunction.h | 2 +- clang/lib/CodeGen/MicrosoftCXXABI.cpp | 9 + clang/lib/Driver/ToolChains/Clang.cpp | 2 + clang/lib/Format/FormatTokenLexer.cpp | 28 +- clang/lib/Frontend/CompilerInvocation.cpp | 2 + clang/lib/Lex/Preprocessor.cpp | 10 +- clang/lib/Parse/ParseExprCXX.cpp | 26 +- clang/lib/Parse/ParsePragma.cpp | 85 ++ clang/lib/Parse/ParseStmt.cpp | 4 +- clang/lib/Parse/Parser.cpp | 10 + clang/lib/Sema/SemaAttr.cpp | 8 + clang/lib/Sema/SemaTemplate.cpp | 6 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 7 +- clang/lib/Sema/TreeTransform.h | 4 +- .../test/CodeGenCXX/vcall-visibility-metadata.cpp | 13 + clang/test/Driver/autocomplete.c | 1 + clang/test/Parser/cxx2a-abbreviated-templates.cpp | 19 + clang/test/Parser/cxx2a-concepts-requires-expr.cpp | 24 +- .../Parser/cxx2a-placeholder-type-constraint.cpp | 37 +- clang/test/Parser/max-tokens.cpp | 23 + .../SemaTemplate/instantiate-requires-clause.cpp | 7 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 10 + clang/unittests/Format/FormatTestCSharp.cpp | 8 + libc/cmake/modules/LLVMLibCRules.cmake | 2 +- libc/utils/UnitTest/CMakeLists.txt | 1 + libunwind/CMakeLists.txt | 2 +- libunwind/src/CMakeLists.txt | 7 + lldb/include/lldb/Utility/CompletionRequest.h | 31 +- ...TestBasicDeque.py => TestDequeFromStdModule.py} | 0 ....py => TestDbgInfoContentDequeFromStdModule.py} | 0 ... TestDbgInfoContentForwardListFromStdModule.py} | 0 .../{forward_list-basic => forward_list}/Makefile | 0 .../TestForwardListFromStdModule.py} | 0 .../{forward_list-basic => forward_list}/main.cpp | 0 ...t.py => TestDbgInfoContentListFromStdModule.py} | 0 .../{list-basic => list}/Makefile | 0 .../TestListFromStdModule.py} | 0 .../{list-basic => list}/main.cpp | 0 .../{TestQueue.py => TestQueueFromStdModule.py} | 0 ...=> TestSharedPtrDbgInfoContentFromStdModule.py} | 0 ...tSharedPtr.py => TestSharedPtrFromStdModule.py} | 0 .../{TestStack.py => TestStackFromStdModule.py} | 0 ...tUniquePtr.py => TestUniquePtrFromStdModule.py} | 0 ...oolVector.py => TestVectorBoolFromStdModule.py} | 0 ...py => TestDbgInfoContentVectorFromStdModule.py} | 0 ...tors.py => TestVectorOfVectorsFromStdModule.py} | 0 .../{vector-basic => vector}/Makefile | 0 .../TestVectorFromStdModule.py} | 0 .../{vector-basic => vector}/main.cpp | 0 ...y => TestDbgInfoContentWeakPtrFromStdModule.py} | 0 ...{TestWeakPtr.py => TestWeakPtrFromStdModule.py} | 0 lldb/source/Expression/DWARFExpression.cpp | 3 +- llvm/docs/LangRef.rst | 6 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 3 + llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 2 +- llvm/include/llvm/CodeGen/TargetLowering.h | 2 +- .../include/llvm/DebugInfo/DWARF/DWARFExpression.h | 12 +- llvm/include/llvm/IR/ConstrainedOps.def | 100 +- llvm/include/llvm/IR/IRBuilder.h | 49 +- llvm/include/llvm/Support/TimeProfiler.h | 5 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 139 ++- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 22 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 222 +++- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 4 +- llvm/lib/CodeGen/MachineVerifier.cpp | 18 +- .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 4 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 2 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 +- llvm/lib/CodeGen/TargetLoweringBase.cpp | 2 +- llvm/lib/DWARFLinker/DWARFLinker.cpp | 6 +- llvm/lib/DebugInfo/DWARF/DWARFDebugFrame.cpp | 8 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLoc.cpp | 7 +- llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 25 +- llvm/lib/DebugInfo/DWARF/DWARFVerifier.cpp | 5 +- llvm/lib/IR/IRBuilder.cpp | 12 +- llvm/lib/IR/IntrinsicInst.cpp | 6 +- llvm/lib/IR/Verifier.cpp | 19 +- llvm/lib/Support/TimeProfiler.cpp | 94 +- llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td | 6 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 4 + llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 2 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 78 ++ llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 18 +- llvm/lib/Target/AMDGPU/GCNRegPressure.cpp | 9 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 60 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 15 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 3 +- llvm/lib/Target/ARM/MVETailPredication.cpp | 263 +++-- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 16 + llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 1 + llvm/lib/Target/X86/X86ISelLowering.cpp | 76 +- llvm/lib/Target/X86/X86ScheduleBdVer2.td | 36 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 4 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 6 +- llvm/test/Assembler/auto_upgrade_intrinsics.ll | 2 +- .../AArch64/GlobalISel/legalize-unmerge-values.mir | 43 +- .../artifact-combiner-unmerge-values.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/bool-legalization.ll | 2 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-fminnum-ieee.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-fminnum.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-fptoui.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-inttoptr.mir | 2 +- .../GlobalISel/inst-select-load-atomic-global.mir | 183 ++- .../AMDGPU/GlobalISel/inst-select-load-global.mir | 852 +++++++++++++- .../AMDGPU/GlobalISel/inst-select-sitofp.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-store-global.mir | 320 +++++- .../GlobalISel/irtranslator-getelementptr.ll | 202 ++++ .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 96 +- .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 82 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1215 +++++++++++++++++--- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 143 ++- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 975 +++------------- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 120 +- .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll | 237 ++-- .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll | 880 +++++--------- .../AMDGPU/GlobalISel/llvm.amdgcn.ds.append.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.ds.consume.ll | 4 +- .../GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll | 2 +- .../AMDGPU/GlobalISel/llvm.amdgcn.workitem.id.ll | 10 +- llvm/test/CodeGen/AMDGPU/calling-conventions.ll | 21 + .../Mips/GlobalISel/instruction-select/ctlz.mir | 24 + .../CodeGen/Mips/GlobalISel/legalizer/ctlz.mir | 57 + .../CodeGen/Mips/GlobalISel/legalizer/ctpop.mir | 102 ++ .../CodeGen/Mips/GlobalISel/legalizer/cttz.mir | 175 +++ llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctlz.ll | 34 + llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctpop.ll | 79 ++ llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/cttz.ll | 116 ++ .../CodeGen/Mips/GlobalISel/regbankselect/ctlz.mir | 23 + .../Thumb2/LowOverheadLoops/dont-ignore-vctp.mir | 164 +++ .../Thumb2/LowOverheadLoops/tail-pred-const.ll | 329 ++++++ .../Thumb2/mve-intrinsics/scatter-gather.ll | 40 +- llvm/test/CodeGen/Thumb2/mve-intrinsics/vldr.ll | 12 +- llvm/test/CodeGen/X86/masked_store.ll | 174 +++ llvm/test/CodeGen/X86/oddshuffles.ll | 68 +- llvm/test/CodeGen/X86/vec_insert-5.ll | 24 +- llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 11 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 23 + llvm/test/CodeGen/X86/vector-shuffle-512-v16.ll | 11 + .../MIR/AArch64/dbgcall-site-orr-moves.mir | 3 +- .../MIR/X86/dbgcall-site-interpretation.mir | 4 + .../MIR/X86/dbgcall-site-partial-describe.mir | 82 ++ .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 93 ++ .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 7 +- llvm/test/DebugInfo/X86/DW_OP_call_ref_ver2.s | 42 + llvm/test/Object/Inputs/no-section-table.so | Bin 2544 -> 0 bytes llvm/test/Object/no-section-table.test | 36 - llvm/test/Object/readobj-absent.test | 10 - llvm/test/Object/readobj-shared-object.test | 9 +- .../Transforms/InstCombine/masked_intrinsics.ll | 2 +- llvm/test/Transforms/InstCombine/shift-add.ll | 61 +- .../test/tools/llvm-mca/X86/BdVer2/resources-lea.s | 542 ++++----- .../X86/BdVer2/vbroadcast-operand-latency.s | 22 +- .../tools/llvm-mca/X86/Generic/resources-clzero.s | 4 +- .../tools/llvm-mca/X86/Znver1/resources-clzero.s | 4 +- llvm/test/tools/llvm-mca/X86/bextr-read-after-ld.s | 12 + llvm/test/tools/llvm-mca/X86/bzhi-read-after-ld.s | 10 + llvm/test/tools/llvm-mca/X86/read-after-ld-1.s | 4 +- llvm/test/tools/llvm-mca/X86/read-after-ld-2.s | 83 +- .../tools/llvm-mca/X86/scheduler-queue-usage.s | 7 +- .../test/tools/llvm-mca/X86/sqrt-rsqrt-rcp-memop.s | 40 +- .../llvm-mca/X86/variable-blend-read-after-ld-2.s | 1 - llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 59 + llvm/test/tools/llvm-readobj/ELF/hash-table.test | 117 ++ llvm/test/tools/llvm-readobj/ELF/needed-libs.test | 94 ++ llvm/tools/llvm-dwarfdump/Statistics.cpp | 2 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 4 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 64 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 14 +- .../mlir/Dialect/SPIRV/SPIRVNonUniformOps.td | 115 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 12 +- mlir/include/mlir/IR/SymbolTable.h | 4 + .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 8 +- .../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 41 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 90 +- mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 170 ++- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 4 +- mlir/lib/IR/SymbolTable.cpp | 36 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 329 +++++- .../SPIRV/Serialization/non-uniform-ops.mlir | 22 + mlir/test/Dialect/SPIRV/control-flow-ops.mlir | 35 +- mlir/test/Dialect/SPIRV/non-uniform-ops.mlir | 79 +- mlir/test/Dialect/SPIRV/structure-ops.mlir | 43 +- mlir/test/Target/import.ll | 15 + polly/lib/CodeGen/BlockGenerators.cpp | 4 +- 207 files changed, 8170 insertions(+), 3267 deletions(-) create mode 100644 clang/test/Parser/cxx2a-abbreviated-templates.cpp create mode 100644 clang/test/Parser/max-tokens.cpp rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/d [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/d [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/f [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/l [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/q [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/s [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/s [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/s [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/u [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/v [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/v [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/v [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/w [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/w [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-getelementptr.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/ctlz.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/ctlz.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/ctpop.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/cttz.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctlz.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctpop.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/cttz.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/ctlz.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/dont-ignore-vctp.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/tail-pred-const.ll create mode 100644 llvm/test/DebugInfo/MIR/X86/dbgcall-site-partial-describe.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir create mode 100644 llvm/test/DebugInfo/X86/DW_OP_call_ref_ver2.s delete mode 100644 llvm/test/Object/Inputs/no-section-table.so delete mode 100644 llvm/test/Object/no-section-table.test delete mode 100644 llvm/test/Object/readobj-absent.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/hash-table.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/needed-libs.test