This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from e0f27973e6e [RISC-V][PR target/64345][PR tree-optimization/80770] Impro [...] new 4c67c72c7cf RISC-V: Implement standard fixed-length vector calling conv [...] new 339d585bec6 RISC-V: Add testsuite for fixed-length vector calling conve [...] new 865f4511229 RISC-V: Add testsuite for fixed-length vector calling conve [...]
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/riscv-protos.h | 3 +- gcc/config/riscv/riscv.cc | 459 ++++++++++++++++++--- gcc/config/riscv/riscv.h | 15 +- .../abi-vlen-128-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-128-xlen-32/test_256bit_vector.c | 13 + .../abi-vlen-128-xlen-32/test_32bit_vector.c | 15 + .../abi-vlen-128-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-128-xlen-32/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-128-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-128-xlen-32/test_four_registers.c | 13 + .../abi-vlen-128-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-128-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-128-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-128-xlen-32/test_mixed_int_vector.c | 13 + .../abi-vlen-128-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-128-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-128-xlen-32/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-128-xlen-32/test_simple_union.c | 15 + .../abi-vlen-128-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-128-xlen-32/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-128-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-128-xlen-64/test_256bit_vector.c | 13 + .../abi-vlen-128-xlen-64/test_32bit_vector.c | 15 + .../abi-vlen-128-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-128-xlen-64/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-128-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-128-xlen-64/test_four_registers.c | 13 + .../abi-vlen-128-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-128-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-128-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-128-xlen-64/test_mixed_int_vector.c | 13 + .../abi-vlen-128-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-128-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-128-xlen-64/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-128-xlen-64/test_simple_union.c | 17 + .../abi-vlen-128-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-128-xlen-64/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-256-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-256-xlen-32/test_256bit_vector.c | 13 + .../abi-vlen-256-xlen-32/test_32bit_vector.c | 15 + .../abi-vlen-256-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-256-xlen-32/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-256-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-256-xlen-32/test_four_registers.c | 13 + .../abi-vlen-256-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-256-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-256-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-256-xlen-32/test_mixed_int_vector.c | 13 + .../abi-vlen-256-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-256-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-256-xlen-32/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-256-xlen-32/test_simple_union.c | 15 + .../abi-vlen-256-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-256-xlen-32/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-256-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-256-xlen-64/test_256bit_vector.c | 13 + .../abi-vlen-256-xlen-64/test_32bit_vector.c | 15 + .../abi-vlen-256-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-256-xlen-64/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-256-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-256-xlen-64/test_four_registers.c | 13 + .../abi-vlen-256-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-256-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-256-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-256-xlen-64/test_mixed_int_vector.c | 13 + .../abi-vlen-256-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-256-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-256-xlen-64/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-256-xlen-64/test_simple_union.c | 17 + .../abi-vlen-256-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-256-xlen-64/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-32-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-32-xlen-32/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-32/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-32-xlen-32/test_64bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-32/test_all_mixed.c | 13 + .../abi-vlen-32-xlen-32/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 16 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-32-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-32-xlen-32/test_four_registers.c | 15 + .../abi-vlen-32-xlen-32/test_fp_vs_int_vectors.c | 14 + .../test_large_vector_small_abi_vlen.c | 15 + .../vls-cc/abi-vlen-32-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-32-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-32-xlen-32/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-32-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-32-xlen-32/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-32-xlen-32/test_register_exhaustion.c | 21 + .../test_register_exhaustion_mixed.c | 15 + .../test_register_pressure_scenarios.c | 19 + .../abi-vlen-32-xlen-32/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-32-xlen-32/test_simple_union.c | 15 + .../abi-vlen-32-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-32-xlen-32/test_two_registers.c | 15 + .../abi-vlen-32-xlen-32/test_vector_array_struct.c | 15 + .../abi-vlen-32-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-32-xlen-64/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-64/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-32-xlen-64/test_64bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-64/test_all_mixed.c | 13 + .../abi-vlen-32-xlen-64/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 16 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-32-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-32-xlen-64/test_four_registers.c | 15 + .../abi-vlen-32-xlen-64/test_fp_vs_int_vectors.c | 14 + .../test_large_vector_small_abi_vlen.c | 15 + .../vls-cc/abi-vlen-32-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-32-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-32-xlen-64/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-32-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-32-xlen-64/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-32-xlen-64/test_register_exhaustion.c | 21 + .../test_register_exhaustion_mixed.c | 15 + .../test_register_pressure_scenarios.c | 19 + .../abi-vlen-32-xlen-64/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-32-xlen-64/test_simple_union.c | 17 + .../abi-vlen-32-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-32-xlen-64/test_two_registers.c | 15 + .../abi-vlen-32-xlen-64/test_vector_array_struct.c | 15 + .../abi-vlen-512-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-512-xlen-32/test_256bit_vector.c | 13 + .../abi-vlen-512-xlen-32/test_32bit_vector.c | 15 + .../abi-vlen-512-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-512-xlen-32/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-512-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-512-xlen-32/test_four_registers.c | 13 + .../abi-vlen-512-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-512-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-512-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-512-xlen-32/test_mixed_int_vector.c | 13 + .../abi-vlen-512-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-512-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-512-xlen-32/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-512-xlen-32/test_simple_union.c | 15 + .../abi-vlen-512-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-512-xlen-32/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-512-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-512-xlen-64/test_256bit_vector.c | 13 + .../abi-vlen-512-xlen-64/test_32bit_vector.c | 15 + .../abi-vlen-512-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-512-xlen-64/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-512-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-512-xlen-64/test_four_registers.c | 13 + .../abi-vlen-512-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-512-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-512-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-512-xlen-64/test_mixed_int_vector.c | 13 + .../abi-vlen-512-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-512-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-512-xlen-64/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-512-xlen-64/test_simple_union.c | 17 + .../abi-vlen-512-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-512-xlen-64/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-64-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-64-xlen-32/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-32/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-32/test_all_mixed.c | 13 + .../abi-vlen-64-xlen-32/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-64-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-64-xlen-32/test_four_registers.c | 13 + .../abi-vlen-64-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-64-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-64-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-64-xlen-32/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-64-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-64-xlen-32/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-64-xlen-32/test_register_exhaustion.c | 29 ++ .../test_register_exhaustion_mixed.c | 23 ++ .../test_register_pressure_scenarios.c | 21 + .../abi-vlen-64-xlen-32/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-64-xlen-32/test_simple_union.c | 15 + .../abi-vlen-64-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-64-xlen-32/test_two_registers.c | 15 + .../abi-vlen-64-xlen-32/test_vector_array_struct.c | 15 + .../abi-vlen-64-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-64-xlen-64/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-64/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-64/test_all_mixed.c | 13 + .../abi-vlen-64-xlen-64/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-64-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-64-xlen-64/test_four_registers.c | 13 + .../abi-vlen-64-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-64-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-64-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-64-xlen-64/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-64-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-64-xlen-64/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-64-xlen-64/test_register_exhaustion.c | 29 ++ .../test_register_exhaustion_mixed.c | 23 ++ .../test_register_pressure_scenarios.c | 21 + .../abi-vlen-64-xlen-64/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-64-xlen-64/test_simple_union.c | 17 + .../abi-vlen-64-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-64-xlen-64/test_two_registers.c | 15 + .../abi-vlen-64-xlen-64/test_vector_array_struct.c | 15 + .../riscv/rvv/vls-cc/common/test_128bit_vector.h | 13 + .../riscv/rvv/vls-cc/common/test_256bit_vector.h | 14 + .../riscv/rvv/vls-cc/common/test_32bit_vector.h | 13 + .../riscv/rvv/vls-cc/common/test_64bit_vector.h | 13 + .../riscv/rvv/vls-cc/common/test_all_mixed.h | 13 + .../rvv/vls-cc/common/test_call_mixed_function.h | 14 + .../vls-cc/common/test_different_vector_elements.h | 10 + .../vls-cc/common/test_different_vectors_struct.h | 9 + .../common/test_different_width_vectors_struct.h | 27 ++ .../rvv/vls-cc/common/test_equivalent_struct.h | 14 + .../riscv/rvv/vls-cc/common/test_four_registers.h | 11 + .../rvv/vls-cc/common/test_fp_vs_int_vectors.h | 10 + .../common/test_large_vector_small_abi_vlen.h | 13 + .../riscv/rvv/vls-cc/common/test_mixed_args.h | 8 + .../rvv/vls-cc/common/test_mixed_float_vector.h | 10 + .../rvv/vls-cc/common/test_mixed_int_vector.h | 10 + .../riscv/rvv/vls-cc/common/test_mixed_struct.h | 8 + .../rvv/vls-cc/common/test_mixed_struct_advanced.h | 15 + .../vls-cc/common/test_mixed_vector_types_struct.h | 23 ++ .../riscv/rvv/vls-cc/common/test_multiple_unions.h | 14 + .../rvv/vls-cc/common/test_multiple_vectors.h | 12 + .../common/test_multiple_with_small_abi_vlen.h | 12 + .../rvv/vls-cc/common/test_register_exhaustion.h | 15 + .../vls-cc/common/test_register_exhaustion_mixed.h | 21 + .../common/test_register_pressure_scenarios.h | 15 + .../rvv/vls-cc/common/test_same_vectors_struct.h | 10 + .../riscv/rvv/vls-cc/common/test_simple_union.h | 9 + .../riscv/rvv/vls-cc/common/test_single_register.h | 11 + .../rvv/vls-cc/common/test_single_vector_struct.h | 8 + .../vls-cc/common/test_struct_different_abi_vlen.h | 17 + .../common/test_struct_eight_128bit_vectors.h | 38 ++ .../common/test_struct_five_256bit_vectors.h | 33 ++ .../common/test_struct_four_256bit_vectors.h | 30 ++ .../common/test_struct_nine_128bit_vectors.h | 40 ++ .../riscv/rvv/vls-cc/common/test_two_registers.h | 8 + .../rvv/vls-cc/common/test_vector_array_struct.h | 9 + .../gcc.target/riscv/rvv/vls-cc/riscv-vls-cc.exp | 63 +++ .../rvv/vls-cc/test_128_abi_vlen_large_vector.c | 14 + .../rvv/vls-cc/test_128_abi_vlen_medium_vector.c | 14 + .../rvv/vls-cc/test_256_abi_vlen_large_vector.c | 14 + .../vls-cc/test_256_abi_vlen_very_large_vector.c | 14 + .../rvv/vls-cc/test_32_abi_vlen_medium_vector.c | 14 + .../rvv/vls-cc/test_32_abi_vlen_small_vector.c | 14 + .../rvv/vls-cc/test_64_abi_vlen_medium_vector.c | 14 + .../rvv/vls-cc/test_64_abi_vlen_small_vector.c | 14 + .../gcc.target/riscv/rvv/vls-cc/vls-cc-common.h | 125 ++++++ 409 files changed, 6971 insertions(+), 54 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_128bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_256bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_32bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_64bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_all_mixed.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_call_mixe [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_different [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_different [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_different [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_equivalen [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_four_registers.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_fp_vs_int [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_large_vec [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_args.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_flo [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_int [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_struct.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_str [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_vec [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_multiple_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_multiple_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_multiple_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_register_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_register_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_register_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_same_vect [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_simple_union.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_single_re [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_single_ve [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_di [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_ei [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_fi [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_fo [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_ni [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_two_registers.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_vector_ar [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/riscv-vls-cc.exp create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_128_abi_vlen_lar [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_128_abi_vlen_med [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_256_abi_vlen_lar [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_256_abi_vlen_ver [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_32_abi_vlen_medi [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_32_abi_vlen_smal [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_64_abi_vlen_medi [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_64_abi_vlen_smal [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/vls-cc-common.h