This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 828878c35c8 c++: Include the constraint parameter mapping in diagnostic [...] new c3562f81042 [ARM][GCC][10x]: MVE ACLE intrinsics "add with carry across [...] new 1aa22b1916a c-family: Tighten vector handling in type_for_mode [PR94072]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/ChangeLog | 76 +++++++ gcc/c-family/ChangeLog | 7 + gcc/c-family/c-common.c | 11 +- gcc/config/arm/arm-builtins.c | 35 ++++ gcc/config/arm/arm_mve.h | 227 +++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 16 ++ gcc/config/arm/mve.md | 182 ++++++++++++++++- gcc/config/arm/unspecs.md | 2 + gcc/testsuite/ChangeLog | 26 +++ gcc/testsuite/gcc.target/aarch64/pr94072.c | 9 + .../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c | 24 +++ .../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c | 24 +++ .../gcc.target/arm/mve/intrinsics/vadciq_s32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vadciq_u32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c | 24 +++ .../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c | 24 +++ .../gcc.target/arm/mve/intrinsics/vadcq_s32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vadcq_u32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c | 24 +++ .../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c | 24 +++ .../gcc.target/arm/mve/intrinsics/vsbciq_s32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vsbciq_u32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c | 24 +++ .../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c | 23 +++ .../gcc.target/arm/mve/intrinsics/vsbcq_s32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vsbcq_u32.c | 22 ++ 26 files changed, 951 insertions(+), 7 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94072.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_u32.c