This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 9ff6ade24ca aarch64: Add support for NVIDIA GB10 new 6e24814d9e0 RISC-V: Vector-scalar negate-multiply-(subtract-)accumulate [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec-opt.md | 30 +++++++++-------- gcc/config/riscv/vector.md | 38 ++++++++++++++++++++-- .../gcc.target/riscv/rvv/autovec/vx_vf/vf-1-f16.c | 4 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-1-f32.c | 4 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-1-f64.c | 4 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-2-f16.c | 2 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-2-f32.c | 2 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-2-f64.c | 2 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-3-f16.c | 4 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-3-f32.c | 4 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-3-f64.c | 4 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f16.c | 2 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f32.c | 2 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f64.c | 2 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf_mulop.h | 5 +-- ...f_vfmsac-run-1-f16.c => vf_vfnmacc-run-1-f16.c} | 4 +-- ...f_vfmacc-run-1-f32.c => vf_vfnmacc-run-1-f32.c} | 4 +-- ...f_vfmacc-run-1-f64.c => vf_vfnmacc-run-1-f64.c} | 4 +-- ...f_vfmsac-run-1-f16.c => vf_vfnmsac-run-1-f16.c} | 4 +-- ...f_vfmsac-run-1-f32.c => vf_vfnmsac-run-1-f32.c} | 4 +-- ...f_vfmacc-run-1-f64.c => vf_vfnmsac-run-1-f64.c} | 4 +-- 21 files changed, 103 insertions(+), 30 deletions(-) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmsac-run-1-f16.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmacc-run-1-f32.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmacc-run-1-f64.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmsac-run-1-f16.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmsac-run-1-f32.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmacc-run-1-f64.c => vf [...]