This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 9522fc8bb78 MIPS: Include missing mips16.S in libgcc/lib1funcs.S new 98608342932 c++/modules: Clean up include translation [PR110980] new 215ff991a86 c++/modules: Fix include translation for already-seen heade [...] new a1062b0c07b RISC-V: Support IMM for operand 1 of ussub pattern
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/riscv.cc | 2 +- gcc/config/riscv/riscv.md | 2 +- gcc/cp/module.cc | 41 ++++++++++------ .../modules/{part-hdr-1_a.H => inc-xlate-2_a.H} | 2 +- gcc/testsuite/g++.dg/modules/inc-xlate-2_b.H | 5 ++ gcc/testsuite/g++.dg/modules/inc-xlate-3.h | 2 + gcc/testsuite/g++.dg/modules/inc-xlate-3_a.H | 5 ++ .../modules/{legacy-8_b.H => inc-xlate-4_a.H} | 3 +- .../g++.dg/modules/{auto-3_a.H => inc-xlate-4_b.H} | 3 +- .../g++.dg/modules/{auto-3_a.H => inc-xlate-4_c.H} | 4 +- gcc/testsuite/g++.dg/modules/map-2.C | 3 +- gcc/testsuite/gcc.target/riscv/sat_arith.h | 9 ++++ .../riscv/{sat_u_sub_imm-1.c => sat_u_sub_imm-5.c} | 9 ++-- .../{sat_u_sub_imm-1.c => sat_u_sub_imm-5_1.c} | 9 ++-- .../{sat_u_sub_imm-1.c => sat_u_sub_imm-5_2.c} | 9 ++-- .../riscv/{sat_u_sub_imm-2.c => sat_u_sub_imm-6.c} | 9 ++-- .../{sat_u_sub_imm-2_1.c => sat_u_sub_imm-6_1.c} | 6 +-- .../{sat_u_sub_imm-2_2.c => sat_u_sub_imm-6_2.c} | 6 +-- .../riscv/{sat_u_sub_imm-3.c => sat_u_sub_imm-7.c} | 9 ++-- .../{sat_u_sub_imm-3_1.c => sat_u_sub_imm-7_1.c} | 6 +-- .../{sat_u_sub_imm-3_2.c => sat_u_sub_imm-7_2.c} | 6 +-- .../riscv/{sat_u_sub_imm-4.c => sat_u_sub_imm-8.c} | 9 ++-- .../gcc.target/riscv/sat_u_sub_imm-run-5.c | 55 ++++++++++++++++++++++ .../gcc.target/riscv/sat_u_sub_imm-run-6.c | 55 ++++++++++++++++++++++ .../gcc.target/riscv/sat_u_sub_imm-run-7.c | 54 +++++++++++++++++++++ ...sat_u_sub_imm-run-4.c => sat_u_sub_imm-run-8.c} | 32 ++++++------- 26 files changed, 276 insertions(+), 79 deletions(-) copy gcc/testsuite/g++.dg/modules/{part-hdr-1_a.H => inc-xlate-2_a.H} (80%) create mode 100644 gcc/testsuite/g++.dg/modules/inc-xlate-2_b.H create mode 100644 gcc/testsuite/g++.dg/modules/inc-xlate-3.h create mode 100644 gcc/testsuite/g++.dg/modules/inc-xlate-3_a.H copy gcc/testsuite/g++.dg/modules/{legacy-8_b.H => inc-xlate-4_a.H} (72%) copy gcc/testsuite/g++.dg/modules/{auto-3_a.H => inc-xlate-4_b.H} (62%) copy gcc/testsuite/g++.dg/modules/{auto-3_a.H => inc-xlate-4_c.H} (50%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-1.c => sat_u_sub_imm-5.c} (67%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-1.c => sat_u_sub_imm-5_1.c} (67%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-1.c => sat_u_sub_imm-5_2.c} (67%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-2.c => sat_u_sub_imm-6.c} (68%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-2_1.c => sat_u_sub_imm-6_1.c} (80%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-2_2.c => sat_u_sub_imm-6_2.c} (81%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-3.c => sat_u_sub_imm-7.c} (66%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-3_1.c => sat_u_sub_imm-7_1.c} (79%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-3_2.c => sat_u_sub_imm-7_2.c} (80%) copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-4.c => sat_u_sub_imm-8.c} (65%) create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_sub_imm-run-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_sub_imm-run-6.c create mode 100644 gcc/testsuite/gcc.target/riscv/sat_u_sub_imm-run-7.c copy gcc/testsuite/gcc.target/riscv/{sat_u_sub_imm-run-4.c => sat_u_sub_imm-run-8. [...]