[Tcwg-commits] [gcc] branch master updated (d5acdd62f09 -> fe5788862ba)

16 Aug 2023


      This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from  d5acdd62f09 VECT: Apply MASK_LEN_{LOAD_LANES, STORE_LANES} into vectorizer
       new  fe5788862ba RISC-V: Support MASK_LEN_{LOAD_LANES,STORE_LANES}
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 gcc/config/riscv/autovec.md                        |  30 +++
 gcc/config/riscv/riscv-protos.h                    |   1 +
 gcc/config/riscv/riscv-v.cc                        |  52 ++++-
 gcc/config/riscv/vector-iterators.md               |  95 +++++++++
 .../rvv/autovec/gather-scatter/strided_load-2.c    |   2 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-1.c   |   7 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-16.c  |   5 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-17.c  |   5 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-18.c  |   5 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-19.c  |   4 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-2.c   |   5 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-3.c   |   3 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-4.c   |   5 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-5.c   |   3 +-
 .../gcc.target/riscv/rvv/autovec/partial/slp-6.c   |   5 +-
 .../rvv/autovec/struct/mask_struct_load-1.c}       |  14 +-
 .../rvv/autovec/struct/mask_struct_load-2.c}       |  16 +-
 .../rvv/autovec/struct/mask_struct_load-3.c}       |  17 +-
 .../riscv/rvv/autovec/struct/mask_struct_load-4.c  |  43 ++++
 .../riscv/rvv/autovec/struct/mask_struct_load-5.c  |  43 ++++
 .../riscv/rvv/autovec/struct/mask_struct_load-6.c  |  44 ++++
 .../riscv/rvv/autovec/struct/mask_struct_load-7.c  |  44 ++++
 .../rvv/autovec/struct/mask_struct_load_run-1.c}   |   6 +-
 .../rvv/autovec/struct/mask_struct_load_run-2.c}   |   6 +-
 .../rvv/autovec/struct/mask_struct_load_run-3.c}   |   6 +-
 .../rvv/autovec/struct/mask_struct_load_run-4.c}   |  21 +-
 .../rvv/autovec/struct/mask_struct_load_run-5.c}   |  22 +-
 .../rvv/autovec/struct/mask_struct_load_run-6.c}   |  22 +-
 .../rvv/autovec/struct/mask_struct_load_run-7.c}   |  21 +-
 .../rvv/autovec/struct/mask_struct_store-1.c}      |  24 ++-
 .../rvv/autovec/struct/mask_struct_store-2.c}      |  39 +---
 .../rvv/autovec/struct/mask_struct_store-3.c}      |  39 +---
 .../rvv/autovec/struct/mask_struct_store-4.c}      |  29 +--
 .../riscv/rvv/autovec/struct/mask_struct_store-5.c |  52 +++++
 .../riscv/rvv/autovec/struct/mask_struct_store-6.c |  53 +++++
 .../riscv/rvv/autovec/struct/mask_struct_store-7.c |  54 +++++
 .../rvv/autovec/struct/mask_struct_store_run-1.c}  |   6 +-
 .../rvv/autovec/struct/mask_struct_store_run-2.c}  |   6 +-
 .../rvv/autovec/struct/mask_struct_store_run-3.c}  |   6 +-
 .../rvv/autovec/struct/mask_struct_store_run-4.c}  |  18 +-
 .../rvv/autovec/struct/mask_struct_store_run-5.c}  |  18 +-
 .../rvv/autovec/struct/mask_struct_store_run-6.c}  |  18 +-
 .../rvv/autovec/struct/mask_struct_store_run-7.c}  |  20 +-
 .../riscv/rvv/autovec/struct/struct_vect-1.c       | 232 +++++++++++++++++++++
 .../riscv/rvv/autovec/struct/struct_vect-10.c      |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-11.c      |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-12.c      |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-13.c      |  27 +++
 .../riscv/rvv/autovec/struct/struct_vect-14.c      |  25 +++
 .../riscv/rvv/autovec/struct/struct_vect-15.c      |  27 +++
 .../riscv/rvv/autovec/struct/struct_vect-16.c      |  25 +++
 .../riscv/rvv/autovec/struct/struct_vect-17.c      |  27 +++
 .../riscv/rvv/autovec/struct/struct_vect-18.c      |  25 +++
 .../riscv/rvv/autovec/struct/struct_vect-2.c       |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-3.c       |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-4.c       |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-5.c       |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-6.c       | 225 ++++++++++++++++++++
 .../riscv/rvv/autovec/struct/struct_vect-7.c       |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-8.c       |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect-9.c       |  22 ++
 .../riscv/rvv/autovec/struct/struct_vect_run-1.c   | 139 ++++++++++++
 .../riscv/rvv/autovec/struct/struct_vect_run-10.c  |   6 +
 .../riscv/rvv/autovec/struct/struct_vect_run-11.c  |   6 +
 .../riscv/rvv/autovec/struct/struct_vect_run-12.c  |   6 +
 .../rvv/autovec/struct/struct_vect_run-13.c}       |   6 +-
 .../rvv/autovec/struct/struct_vect_run-14.c}       |   6 +-
 .../rvv/autovec/struct/struct_vect_run-15.c}       |   6 +-
 .../rvv/autovec/struct/struct_vect_run-16.c}       |   6 +-
 .../rvv/autovec/struct/struct_vect_run-17.c}       |   6 +-
 .../rvv/autovec/struct/struct_vect_run-18.c}       |   6 +-
 .../riscv/rvv/autovec/struct/struct_vect_run-2.c   |   5 +
 .../riscv/rvv/autovec/struct/struct_vect_run-3.c   |   5 +
 .../riscv/rvv/autovec/struct/struct_vect_run-4.c   |   5 +
 .../riscv/rvv/autovec/struct/struct_vect_run-5.c   |   5 +
 .../riscv/rvv/autovec/struct/struct_vect_run-6.c   | 141 +++++++++++++
 .../riscv/rvv/autovec/struct/struct_vect_run-7.c   |   6 +
 .../riscv/rvv/autovec/struct/struct_vect_run-8.c   |   6 +
 .../riscv/rvv/autovec/struct/struct_vect_run-9.c   |   6 +
 gcc/testsuite/gcc.target/riscv/rvv/rvv.exp         |   2 +
 80 files changed, 1901 insertions(+), 240 deletions(-)
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_6.c => riscv/rvv/autov [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_7.c => riscv/rvv/autov [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_8.c => riscv/rvv/autov [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/mask_struct_load-4.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/mask_struct_load-5.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/mask_struct_load-6.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/mask_struct_load-7.c
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_1_run.c => riscv/rvv/a [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_2_run.c => riscv/rvv/a [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_3_run.c => riscv/rvv/a [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_3_run.c => riscv/rvv/a [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_3_run.c => riscv/rvv/a [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_2_run.c => riscv/rvv/a [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_load_1_run.c => riscv/rvv/a [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_4.c => riscv/rvv/auto [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_2.c => riscv/rvv/auto [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_3.c => riscv/rvv/auto [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_4.c => riscv/rvv/auto [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/mask_struct_s [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/mask_struct_s [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/mask_struct_s [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_1_run.c => riscv/rvv/ [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_2_run.c => riscv/rvv/ [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_3_run.c => riscv/rvv/ [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_1_run.c => riscv/rvv/ [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_1_run.c => riscv/rvv/ [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_1_run.c => riscv/rvv/ [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/mask_struct_store_1_run.c => riscv/rvv/ [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-10.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-11.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-12.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-13.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-14.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-15.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-16.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-17.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-18.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-2.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-3.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-4.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-5.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-6.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-7.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-8.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect-9.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-10.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-11.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-12.c
 copy gcc/testsuite/gcc.target/{aarch64/sve/struct_vect_18_run.c => riscv/rvv/autov [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/struct_vect_19_run.c => riscv/rvv/autov [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/struct_vect_20_run.c => riscv/rvv/autov [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/struct_vect_21_run.c => riscv/rvv/autov [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/struct_vect_22_run.c => riscv/rvv/autov [...]
 copy gcc/testsuite/gcc.target/{aarch64/sve/struct_vect_23_run.c => riscv/rvv/autov [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-2.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-3.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-4.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-5.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-6.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-7.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-8.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/struct/struct_vect_run-9.c
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [gcc] branch master updated (d5acdd62f09 -> fe5788862ba)