This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from e6843f5f5dd [AArch64] Handle ISD::LROUND and ISD::LLROUND for float16 new 600f7b5a8da Revert "[SCEV] Use wrap flags in InsertBinop" new 85127da0817 AArch64] Handle ISD::LRINT and ISD::LLRINT for float16
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/Analysis/ScalarEvolutionExpander.h | 2 +- lib/Analysis/ScalarEvolutionExpander.cpp | 49 ++++++++-------------- lib/Target/AArch64/AArch64InstrInfo.td | 8 ++++ .../{lround-conv-fp16.ll => llrint-conv-fp16.ll} | 19 +++++---- ...und-conv-fp16-win.ll => lrint-conv-fp16-win.ll} | 21 ++++++---- .../{lround-conv-fp16.ll => lrint-conv-fp16.ll} | 19 +++++---- .../CodeGen/Hexagon/loop-idiom/memmove-rt-check.ll | 2 +- test/Transforms/IRCE/bad_expander.ll | 2 +- test/Transforms/IRCE/conjunctive-checks.ll | 2 +- test/Transforms/IRCE/decrementing-loop.ll | 2 +- test/Transforms/IRCE/ranges_of_different_types.ll | 16 +++---- test/Transforms/IRCE/rc-negative-bound.ll | 4 +- test/Transforms/IRCE/single-access-no-preloop.ll | 2 +- test/Transforms/IRCE/single-access-with-preloop.ll | 8 ++-- test/Transforms/IRCE/stride_more_than_1.ll | 6 +-- test/Transforms/IRCE/unsigned_comparisons_ugt.ll | 4 +- test/Transforms/IRCE/unsigned_comparisons_ult.ll | 4 +- test/Transforms/IndVarSimplify/lftr.ll | 2 +- test/Transforms/IndVarSimplify/loop_evaluate_1.ll | 2 +- .../LoopIdiom/X86/unordered-atomic-memcpy.ll | 8 ++-- test/Transforms/LoopIdiom/basic.ll | 12 +++--- .../LoopIdiom/memcpy-debugify-remarks.ll | 2 +- test/Transforms/LoopReroll/basic.ll | 2 +- test/Transforms/LoopReroll/complex_reroll.ll | 2 +- test/Transforms/LoopReroll/nonconst_lb.ll | 4 +- test/Transforms/LoopReroll/ptrindvar.ll | 2 +- .../LoopStrengthReduce/2011-10-06-ReusePhi.ll | 4 +- .../LoopStrengthReduce/X86/lsr-expand-quadratic.ll | 2 +- .../LoopStrengthReduce/X86/nested-loop.ll | 2 +- .../LoopStrengthReduce/post-inc-icmpzero.ll | 2 +- test/Transforms/LoopVectorize/AArch64/pr36032.ll | 2 +- .../X86/illegal-parallel-loop-uniform-write.ll | 2 +- 32 files changed, 112 insertions(+), 108 deletions(-) copy test/CodeGen/AArch64/{lround-conv-fp16.ll => llrint-conv-fp16.ll} (50%) copy test/CodeGen/AArch64/{lround-conv-fp16-win.ll => lrint-conv-fp16-win.ll} (50%) copy test/CodeGen/AArch64/{lround-conv-fp16.ll => lrint-conv-fp16.ll} (50%)