This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allmodconfig in repository toolchain/ci/llvm-project.
from efb674ac2f2 [LegalizeVectorOps] Parallelize the lo/hi part of STRICT_UI [...] adds 569ccfc384a [SCEV] more accurate range for addrecexpr with nsw flag. adds d692f0f6c8c [X86] Don't call LowerSETCC from LowerSELECT for STRICT_FSE [...] adds f33fd43a7c9 [NFC] Refactor memory ops cluster method adds c5b94ea2651 [profile] Support merge pool size >= 10 adds 51c1d7c4bec [X86][Disassembler] Simplify adds 60cc095ecc3 [X86][Disassembler] Merge X86DisassemblerDecoder.cpp into X [...] adds b375f28b0ec [X86][AVX] lowerShuffleAsLanePermuteAndSHUFP - only set the [...] adds 66e39067edb [X86][AVX] Use lowerShuffleAsLanePermuteAndSHUFP to lower b [...]
No new revisions were added by this update.
Summary of changes: compiler-rt/lib/profile/InstrProfilingFile.c | 46 +- compiler-rt/test/profile/instrprof-basic.c | 7 + llvm/lib/Analysis/ScalarEvolution.cpp | 26 +- llvm/lib/CodeGen/MachineScheduler.cpp | 21 +- llvm/lib/Target/X86/Disassembler/CMakeLists.txt | 1 - .../Target/X86/Disassembler/X86Disassembler.cpp | 1606 ++++++++++++++++- .../X86/Disassembler/X86DisassemblerDecoder.cpp | 1830 -------------------- .../X86/Disassembler/X86DisassemblerDecoder.h | 34 - llvm/lib/Target/X86/X86ISelLowering.cpp | 19 +- .../test/Analysis/ScalarEvolution/range_nw_flag.ll | 8 +- llvm/test/CodeGen/X86/avx-unpack.ll | 8 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 98 +- llvm/test/CodeGen/X86/subvector-broadcast.ll | 4 +- llvm/test/CodeGen/X86/vector-shuffle-256-v4.ll | 129 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 26 +- .../llvm/lib/Target/X86/Disassembler/BUILD.gn | 1 - 16 files changed, 1734 insertions(+), 2130 deletions(-) delete mode 100644 llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp