This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/release-arm in repository toolchain/ci/glibc.
from f996f678b9 x86-64: Require BMI2 for __strlen_evex and __strnlen_evex adds 77317b3b0d x86: Check RTM_ALWAYS_ABORT for RTM [BZ #28033] adds b1fcaf14fe x86: Black list more Intel CPUs for TSX [BZ #27398] adds d528cb5165 x86: Remove wcsnlen-sse4_1 from wcslen ifunc-impl-list [BZ #28064] adds 9d1cd8bd7a x86-64: Test strlen and wcslen with 0 in the RSI register [B [...]
No new revisions were added by this update.
Summary of changes: sysdeps/x86/cpu-features.c | 38 +++++++++++++++-- sysdeps/x86/cpu-features.h | 6 +-- sysdeps/x86/tst-get-cpu-features.c | 2 + sysdeps/x86_64/Makefile | 7 ++++ sysdeps/x86_64/multiarch/ifunc-impl-list.c | 4 +- .../{x32/tst-size_t-strnlen.c => tst-rsi-strlen.c} | 47 +++++++++++++--------- sysdeps/x86_64/{strlen.S => tst-rsi-wcslen.c} | 7 ++-- 7 files changed, 79 insertions(+), 32 deletions(-) copy sysdeps/x86_64/{x32/tst-size_t-strnlen.c => tst-rsi-strlen.c} (59%) copy sysdeps/x86_64/{strlen.S => tst-rsi-wcslen.c} (89%)