This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allyesconfig in repository toolchain/ci/llvm-project.

from 1ab13f8cc3f [clang] [test] Fix riscv-toolchain-extra to be less picky a [...] adds 1768ed7f8b1 [X86] Add test to show that nofpexcept flag is not preserve [...] adds b1dcd84c7ea [X86] Copy the nofpexcept flag when folding a load into an [...] adds a7cac2bd4b6 [MLIR] Fix broken link locations after move to monorepo adds 671544c25b1 [PowerPC] [NFC] set instruction number as 1st priority of l [...] adds 0136f226c4e [MC] Don't resolve relocations referencing STB_LOCAL STT_GNU_IFUNC adds 7cd429f27d4 [ELF] Add -z force-ibt and -z shstk for Intel Control-flow [...] adds 84637408f2e [OpenMP][Tool] Make tests for archer dependent on TSan adds d9819f36623 [ELF] Delete unintended --force-bti adds ed810da7327 [OpenMP][Tool] Improving stack trace for Archer adds 63c3691f791 [AMDGPU] Add gfx9 assembler and disassembler test cases adds 0950de264e3 [AMDGPU] Improve error checking in gfx10 assembler tests adds 440ce5164f5 [AMDGPU] Remove duplicate gfx10 assembler and disassembler tests adds 61b6a4e8265 [lldb] Fix that SBThread.GetStopDescription is returning st [...] adds f18370fe0e7 [lldb] Don't defend against internal LLVM errors in IRInterpreter adds 547abdd921e [mlir] Fix -Wunused adds eca44745871 [AMDGPU] Fix getInstrLatency() always returning 1 adds d8ffd601d52 [lldb][NFC] Rewrite python_api/rdar-12481949 test adds 6d8abe424a7 [libcxx] [test] Add casts to avoid signed/unsigned mismatch [...] adds ad741853c38 [AMDGPU] Model distance to instruction in bundle adds ec6579fc047 [llvm-readobj][test] - Fix grammar in comments. adds 45924eb4671 [clang-tidy] Ignore implicit casts in modernize-use-default [...] adds 3388b0f59dc [TableGen] Introduce a `defvar` statement. adds ddbc0b1e516 [TableGen] Introduce an if/then/else statement. adds 41b52018882 [Target] Fix uninitialized value in 10c11e4e2d05cf0e8f8251f [...] adds 72ca86fd34e [ARM][MVE] Masked gathers from base + vector of offsets adds 018b042593f [mlir] Add loop.parallel, loop.reduce and loop.reduce.retur [...] adds 5a6eae3dea2 [mlir] Ran git-clang-format. adds 9492e9d8cfd [lldb][NFC] Cleanup ClangASTContext::CompleteTagDeclaration [...] adds 4624a1e8ac8 [mlir] Create a gpu.module operation for the GPU Dialect. adds 3d6c492d7a9 [RISCV] Fix ILP32D lowering for double+double/double+int re [...] adds d6ea8ff0d74 [mlir] Fix translation of splat constants to LLVM IR adds e73b20c57dc [ARM][MVE] Disallow VPSEL for tail predication adds a43b0065c5c [SelectionDAG] ComputeKnownBits - merge getValidMinimumShif [...] adds fd42a4ac7a6 [X86][SSE] Add add(shl(and(x,c1),c2),c3) test case with non [...] adds d94d079a6a5 [ARM][Thumb2] Fix ADD/SUB invalid writes to SP adds bad6032bc15 [ARM][LowOverheadLoops] Change predicate inspection adds c05a11108b9 [SelectionDAG] ComputeKnownBits - merge getValidMinimumShif [...] adds 31aed2e0dad Fix "MIParser::getIRValue(unsigned int)’ defined but not us [...] adds e27632c3026 [ARM][LowOverheadLoops] Allow all MVE instrs. adds 877723b7ce8 [lldb/Expression] Improve interpreter error message with a [...] adds 71d5454b377 [ARM,MVE] Use the new Tablegen `defvar` and `if` statements. adds bff33bd5c83 [unittests] Fix "comparison of integers of different signs" [...] adds df186507e1d Make helper functions static or move them into anonymous na [...] adds 81ee484484a [FPEnv] Fix chain handling regression after 04a8696 adds dee6e39c756 [RISCV][NFC] Deduplicate Atomic Intrinsic Definitions adds 6aca3e8dfa2 [FPEnv] Add some comments to IRBuilder.h adds 3f944a8b8ca [lldb][NFC] Make name parameter in AddMethodToCXXRecordType [...] adds e3ed63e83ab [TableGen] Update editor modes for new keywords. adds cfe2fab708d [InstSimplify] add tests for vector select; NFC adds 77cc690bae3 AArch64: fix bitcode upgrade of @llvm.neon.addp. adds a705cf1acbe Expression eval lookup speedup by not returning methods in [...] adds 7ec7a6e5bfa Fix "null pointer passed to nonnull argument" clang static [...] adds 25dc5c7cd15 Fix "pointer is null" static analyzer warnings. NFCI. adds cc8a1504283 Merge isa<> and getAs<> calls to fix "pointer is null" stat [...] adds 9d905e8cedd Remove duplicate variable. NFCI. adds 591cd405843 Fix "pointer is null" static analyzer warnings. NFCI. adds 1d6b964ed1f Fix "pointer is null" static analyzer warning. NFCI. adds e1f524ea43f [llvm-readobj][llvm-readelf][test] - Add a few more dynamic [...] adds 4b5bc38802d [lldb/DWARF] Move location list sections into DWARFContext adds 25a8aec7f37 [AIX] ExternalSymbolSDNode lowering adds 35787e3a062 [DBG][LIVEDEBUGVALUES][NFC] Add Targeted LiveDebugValues Be [...] adds 92451f0904c [OpenCL] Add MSAA sharing extension builtin functions adds 192cce10f67 Revert "Recommit "[GlobalOpt] Pass DTU to removeUnreachable [...] adds 1cc8fff420a [AArch64] Fix save register pairing for Windows AAPCS adds b10f6b71122 Revert "[DBG][LIVEDEBUGVALUES][NFC] Add Targeted LiveDebugV [...] adds 9738c757bd9 [clang-tidy] Match InitListExpr in modernize-use-default-me [...] adds 3b929fe7763 [Syntax] Assert invariants on tree structure and fix a bug [...] adds 07a41018e9d [Syntax] Mark synthesized nodes as modifiable adds e7b2d9f4702 [DBG][LIVEDEBUGVALUES][NFC] Add Targeted LiveDebugValues Be [...] adds 9ef6faf4967 [scudo][standalone] Fork support adds 013c07f6978 [Syntax] Unset IsOriginal flag on nodes removed from the tree adds a08c0adee07 [ARM][MVE] VTP Block Pass fix adds e2b8e2113a4 [clang][OpenCL] Fix covered switch warning adds ab9dbc1d124 Fix "pointer is null" clang static analyzer warnings. NFCI. adds cfd366ba74c Fix "pointer is null" static analyzer warnings. NFCI. adds c8a14c2d477 [IR] fix potential crash in Constant::isElementWiseEqual() adds fd19ffc6a50 [lldb/Utility] Use assert instead of llvm_unreachable for L [...] adds 57cf6ee9c84 [RISCV] Add Clang frontend support for Bitmanip extension adds 0877843ddac [test] Make data layout of load-bitcast64.ll explicit, use [...] adds 2948ec5ca98 Removed PointerUnion3 and PointerUnion4 aliases in favor of [...] adds 40c5bd4212a [ELF] --exclude-libs: don't assign VER_NDX_LOCAL to undefin [...] adds 3e32b7e1270 [InstCombine] Let combineLoadToNewType preserve ABI alignme [...] adds eb23cc136b6 [AIX][XCOFF] Supporting the ReadOnlyWithRel SectionKnd adds f7e9f4f4c50 SCC: Allow ReplaceNode to safely support insertion adds 98c54fb1feb [X86] Directly emit a BROADCAST_LOAD from constant pool in [...] adds 7dc4bbf8ab3 [ThinLTO] Handle variable with twice promoted name (Rust) adds bec1b55c64c [ELF] Delete the RelExpr member R_HINT. NFC adds 2cefb93951c [ThinLTO/WPD] Remove an overly-aggressive assert adds cd800f3b226 [RISCV] Allow shrink wrapping for RISC-V adds 36fcbb838c8 Added readability-qualified-auto check adds 527f5a471ea [gn build] Port 36fcbb838c8 adds ab72db7fc85 [lldb/test] test_breakpoints_func_full from TestNamespace.N [...] adds b777e551f04 [MachineScheduler] Reduce reordering due to mem op clustering adds 57cb4685140 [InstCombine] add test for possible cast-of-select transform; NFC adds 88b8cb7215d Fix NetBSD bot after b4a99a061f517e60985667e39519f60186cbb4 [...] adds 2d287bec3c5 [nfc][libomptarget] Refactor amdgcn target_impl adds 2a43688a0a0 [nfc][libomptarget] Refactor nvptx/target_impl.cu adds fa632340938 [InstCombine] Add test for iterator invalidation bug; NFC adds 652cd7c1007 [InstCombine] Fix user iterator invalidation in bitcast of [...] adds b4dd928ffbb [InstCombine] Make combineLoadToNewType a method; NFC adds 65c0805be52 [InstCombine] Fix infinite loop due to bitcast <-> phi transforms adds 48bad08aa3b [OPENMP]Improve handling of possibly incorrectly mapped types. adds 410331869de [NewPM] Port MergeFunctions pass adds 2d4571bf306 [OpenMP][Tool] Runtime warning for missing TSan-option adds 5d1b3ba6876 [Driver] Ignore -fno-semantic-interposition adds 26d96126a0d [SVE] Add patterns for MUL immediate instruction. adds 337e4359645 [libcxx] [Windows] Make a more proper implementation of str [...] adds b53d44b17a1 dotest.py: Add option to pass extra lldb settings to dotest adds 5ee616a710b [analyzer] Fix SARIF column locations adds 651128f5572 [DebugInfo] Add option to clang to limit debug info that is [...] adds 04e586151e7 [InstCombine] Fix worklist management when removing guard i [...] adds 986202fad41 [clang][test][NFC] Use more widely supported sanitizer for [...] adds fe37d9ecaab [GVN] fix comment/argument name to match actual implementat [...] adds 9ee90ea55c1 [LegalizeTypes] Remove untested code from ExpandIntOp_UINT_TO_FP adds 1ca51c06729 [Driver][test] Fix Driver/hexagon-toolchain-elf.c for -DCLA [...] adds 6078f2fedca [AArch64][GlobalISel]: Support @llvm.{return,frame}address [...] adds a3490e3e3d3 Remove trailing `;`. NFC. adds 1bd14ce3929 [mlir] Use double format when parsing bfloat16 hexadecimal values adds a48600c0a65 [OPENMP]Do not emit special virtual function for NVPTX target. adds 8d07f8d98c4 [DAGCombine] Replace `getIntPtrConstant()` with `getVectorI [...] adds f52d71736b1 [mlir][Linalg] Update the semantics, verifier and test for [...] adds 729530f68fe -fmodules-codegen should not emit extern templates adds b5b2cf7af47 fix recent -fmodules-codegen fix test adds cbc9d22e49b make -fmodules-codegen and -fmodules-debuginfo work also with PCHs adds 20c6e074946 [mlir] Enable printing of FuncOp in the generic form. adds 23058f9dd4d [OPENMP]Do not use RTTI by default for NVPTX devices. adds fa9dd8336bb [mlir] Refactor ModuleState into AsmState and expose it to users. adds 60d39479221 [remark][diagnostics] Using clang diagnostic handler for IR [...] adds 47c6ab2b977 [mlir][spirv] Properly support SPIR-V conversion target adds 01a4b831547 [codegen,amdgpu] Enhance MIR DIE and re-arrange it for AMDGPU. adds e244145ab08 [LIBOMPTARGET] Do not increment/decrement the refcount for [...] adds c9ee5e996e3 Fix windows bot failures in c410adb092c9cb51ddb0b55862b70f2 [...] adds ab9aefee9fa [libcxx] Use C11 thread API on Fuchsia adds ab035647061 [mlir] : Fix ViewOp shape folder for identity affine maps adds 57eb56b8392 [X86] Swap the 0 and the fudge factor in the constant pool [...] adds 76291e1158c [X86] Drop an unneeded FIXME. NFC adds 65c8abb14e7 [amdgpu] Fix typos in a test case. adds 40cd26c7008 [Win64] Handle FP arguments more gracefully under -mno-sse adds 0f9cf42faca Allow /D flags absent during PCH creation under msvc-compat adds 8e780252a72 [X86] ABI compat bugfix for MSVC vectorcall adds ff1e0fce817 [Concepts] Type Constraints adds 1a7398eca20 [BranchAlign] Add master --x86-branches-within-32B-boundaries flag adds aca3e70d2bc DWARFDebugLine.cpp: Restore LF line endings adds c6e69880ae4 Modify test to use -S instead of -c so that it works when a [...] adds 1b5404aff37 PR44540: Prefer an inherited default constructor over an in [...] adds 0dbcb363945 CMake: Make most target symbols hidden by default

No new revisions were added by this update.

Summary of changes: .../clang-tidy/llvm/LLVMTidyModule.cpp | 3 + .../modernize/UseDefaultMemberInitCheck.cpp | 4 +- .../clang-tidy/readability/CMakeLists.txt | 1 + .../clang-tidy/readability/QualifiedAutoCheck.cpp | 294 + .../clang-tidy/readability/QualifiedAutoCheck.h | 36 + .../readability/ReadabilityTidyModule.cpp | 3 + clang-tools-extra/docs/ReleaseNotes.rst | 11 + clang-tools-extra/docs/clang-tidy/checks/list.rst | 2 + .../docs/clang-tidy/checks/llvm-qualified-auto.rst | 10 + .../checks/readability-qualified-auto.rst | 64 + .../checkers/modernize-use-default-member-init.cpp | 72 +- .../checkers/readability-qualified-auto-cxx20.cpp | 49 + .../checkers/readability-qualified-auto.cpp | 240 + clang/include/clang/AST/ASTConcept.h | 97 + clang/include/clang/AST/ASTContext.h | 8 +- clang/include/clang/AST/ASTNodeTraverser.h | 6 + clang/include/clang/AST/Decl.h | 8 +- clang/include/clang/AST/DeclCXX.h | 4 +- clang/include/clang/AST/DeclTemplate.h | 188 +- clang/include/clang/AST/ExprCXX.h | 64 +- clang/include/clang/AST/ExprObjC.h | 2 +- clang/include/clang/AST/RecursiveASTVisitor.h | 26 +- clang/include/clang/AST/TemplateName.h | 4 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 15 +- clang/include/clang/Basic/TokenKinds.def | 4 +- clang/include/clang/Basic/arm_mve.td | 58 +- clang/include/clang/CodeGen/CGFunctionInfo.h | 11 +- clang/include/clang/Driver/Options.td | 1 + clang/include/clang/Parse/Parser.h | 9 +- clang/include/clang/Sema/ParsedTemplate.h | 4 + clang/include/clang/Sema/Sema.h | 52 +- clang/include/clang/Tooling/Syntax/Tree.h | 8 + clang/lib/AST/ASTContext.cpp | 120 +- clang/lib/AST/ASTImporter.cpp | 43 +- clang/lib/AST/DeclCXX.cpp | 80 +- clang/lib/AST/DeclPrinter.cpp | 4 +- clang/lib/AST/DeclTemplate.cpp | 122 +- clang/lib/AST/ExprCXX.cpp | 30 +- clang/lib/AST/NestedNameSpecifier.cpp | 6 +- clang/lib/AST/ODRHash.cpp | 5 + clang/lib/AST/TextNodeDumper.cpp | 11 +- clang/lib/Basic/Targets/RISCV.cpp | 7 + clang/lib/Basic/Targets/RISCV.h | 3 +- clang/lib/CodeGen/CGBuiltin.cpp | 2 + clang/lib/CodeGen/CGDebugInfo.cpp | 17 + clang/lib/CodeGen/CGObjC.cpp | 6 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 6 +- clang/lib/CodeGen/CGVTables.cpp | 7 +- clang/lib/CodeGen/CodeGenAction.cpp | 93 +- clang/lib/CodeGen/TargetInfo.cpp | 156 +- clang/lib/Driver/ToolChain.cpp | 3 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 6 +- clang/lib/Driver/ToolChains/Arch/RISCV.cpp | 3 + clang/lib/Lex/PPDirectives.cpp | 4 +- clang/lib/Parse/ParseDecl.cpp | 7 + clang/lib/Parse/ParseExprCXX.cpp | 17 +- clang/lib/Parse/ParseTemplate.cpp | 231 +- clang/lib/Sema/OpenCLBuiltins.td | 37 + clang/lib/Sema/SemaCodeComplete.cpp | 6 +- clang/lib/Sema/SemaDeclCXX.cpp | 37 +- clang/lib/Sema/SemaExprObjC.cpp | 12 +- clang/lib/Sema/SemaInit.cpp | 4 +- clang/lib/Sema/SemaOpenMP.cpp | 20 +- clang/lib/Sema/SemaOverload.cpp | 37 +- clang/lib/Sema/SemaTemplate.cpp | 356 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 15 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 59 +- clang/lib/Sema/SemaType.cpp | 3 +- clang/lib/Sema/TreeTransform.h | 6 +- clang/lib/Serialization/ASTReader.cpp | 3 +- clang/lib/Serialization/ASTReaderDecl.cpp | 40 +- clang/lib/Serialization/ASTReaderStmt.cpp | 8 +- clang/lib/Serialization/ASTWriter.cpp | 4 +- clang/lib/Serialization/ASTWriterDecl.cpp | 38 +- clang/lib/Serialization/ASTWriterStmt.cpp | 3 +- .../StaticAnalyzer/Checkers/CheckPlacementNew.cpp | 2 + .../Checkers/FuchsiaHandleChecker.cpp | 3 +- clang/lib/StaticAnalyzer/Core/SarifDiagnostics.cpp | 80 +- clang/lib/Tooling/Syntax/BuildTree.cpp | 4 +- clang/lib/Tooling/Syntax/Mutations.cpp | 24 +- clang/lib/Tooling/Syntax/Synthesis.cpp | 9 +- clang/lib/Tooling/Syntax/Tree.cpp | 59 +- .../sarif-diagnostics-taint-test.c.sarif | 1 + .../sarif-multi-diagnostic-test.c.sarif | 81 +- .../diagnostics/sarif-multi-diagnostic-test.c | 6 + .../CXX/dcl.decl/dcl.init/dcl.init.list/p3.cpp | 14 + .../CXX/temp/temp.arg/temp.arg.template/p3-2a.cpp | 34 + .../temp.constr.decl/class-template-decl.cpp | 18 +- .../CXX/temp/temp.constr/temp.constr.decl/p3.cpp | 30 + clang/test/CXX/temp/temp.param/p10-2a.cpp | 117 + clang/test/CodeGen/Inputs/thinlto_expect1.proftext | 11 + clang/test/CodeGen/Inputs/thinlto_expect2.proftext | 20 + clang/test/CodeGen/riscv32-ilp32d-abi.c | 24 + .../thinlto-clang-diagnostic-handler-in-be.c | 24 + ...nlto-diagnostic-handler-remarks-with-hotness.ll | 2 +- clang/test/CodeGen/vectorcall.c | 21 + clang/test/CodeGenCXX/debug-info-limited-ctor.cpp | 30 + clang/test/Driver/cc1-spawnprocess.c | 8 +- clang/test/Driver/clang_f_opts.c | 1 + clang/test/Driver/hexagon-toolchain-elf.c | 3 +- clang/test/Driver/openmp-offload-gpu.cpp | 20 + .../share/cfi_blacklist.txt | 0 .../share/ubsan_blacklist.txt | 0 clang/test/Frontend/dependency-gen.c | 12 +- .../Inputs/codegen-extern-template.modulemap | 1 + clang/test/Modules/Inputs/codegen-flags/foo.h | 3 + clang/test/Modules/codegen-extern-template.cpp | 9 + clang/test/Modules/codegen-extern-template.h | 12 + .../OpenMP/nvptx_target_pure_deleted_codegen.cpp | 34 + clang/test/OpenMP/target_map_messages.cpp | 33 +- clang/test/PCH/codegen.cpp | 30 + clang/test/PCH/ms-pch-macro.c | 39 + ...-constrained-template-param-with-partial-id.cpp | 39 + .../Parser/cxx2a-constrained-template-param.cpp | 52 + clang/test/Preprocessor/riscv-target-features.c | 7 + .../instantiate-expanded-type-constraint.cpp | 36 + .../ms-delayed-default-template-args.cpp | 3 +- clang/tools/libclang/CIndex.cpp | 12 +- clang/tools/libclang/CXCursor.h | 6 +- clang/unittests/CodeGen/IRMatchers.h | 2 +- clang/unittests/Tooling/Syntax/TreeTest.cpp | 21 + clang/utils/TableGen/ClangOpenCLBuiltinEmitter.cpp | 4 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 5 +- compiler-rt/lib/scudo/standalone/bytemap.h | 6 + compiler-rt/lib/scudo/standalone/combined.h | 18 +- compiler-rt/lib/scudo/standalone/primary32.h | 21 +- compiler-rt/lib/scudo/standalone/primary64.h | 17 +- compiler-rt/lib/scudo/standalone/quarantine.h | 19 +- compiler-rt/lib/scudo/standalone/stats.h | 3 + .../lib/scudo/standalone/tests/CMakeLists.txt | 5 +- .../lib/scudo/standalone/tests/tsd_test.cpp | 1 + .../lib/scudo/standalone/tests/wrappers_c_test.cpp | 79 +- .../scudo/standalone/tests/wrappers_cpp_test.cpp | 57 + compiler-rt/lib/scudo/standalone/tsd.h | 1 + compiler-rt/lib/scudo/standalone/tsd_exclusive.h | 5 +- compiler-rt/lib/scudo/standalone/tsd_shared.h | 7 +- compiler-rt/lib/scudo/standalone/wrappers_c.cpp | 19 +- compiler-rt/lib/scudo/standalone/wrappers_c.inc | 11 +- .../lib/scudo/standalone/wrappers_c_bionic.cpp | 30 +- compiler-rt/lib/scudo/standalone/wrappers_cpp.cpp | 3 +- libcxx/include/__config | 7 +- libcxx/include/__threading_support | 239 +- libcxx/include/support/win32/locale_win32.h | 3 +- libcxx/src/support/win32/locale_win32.cpp | 8 + .../alg.remove/remove_copy.pass.cpp | 2 +- .../alg.remove/remove_copy_if.pass.cpp | 2 +- .../alg.reverse/reverse_copy.pass.cpp | 2 +- lld/ELF/Arch/ARM.cpp | 2 +- lld/ELF/Arch/X86.cpp | 70 + lld/ELF/Arch/X86_64.cpp | 61 +- lld/ELF/Config.h | 3 +- lld/ELF/Driver.cpp | 48 +- lld/ELF/Options.td | 4 - lld/ELF/Relocations.cpp | 4 +- lld/ELF/Relocations.h | 1 - lld/ELF/SyntheticSections.cpp | 79 +- lld/ELF/SyntheticSections.h | 20 +- lld/ELF/Target.h | 1 + lld/ELF/Writer.cpp | 6 + lld/docs/ld.lld.1 | 7 + lld/test/ELF/exclude-libs-undef.s | 19 + lld/test/ELF/i386-cet.s | 47 - lld/test/ELF/i386-feature-cet.s | 93 + lld/test/ELF/x86-64-cet.s | 48 - lld/test/ELF/x86-64-feature-cet.s | 92 + lldb/bindings/interface/SBThread.i | 2 +- lldb/bindings/python/python-typemaps.swig | 24 +- lldb/include/lldb/Symbol/ClangASTContext.h | 12 +- lldb/include/lldb/lldb-enumerations.h | 2 + .../expression/dont_allow_jit/TestAllowJIT.py | 8 +- .../Python/lldbsuite/test/configuration.py | 4 + lldb/packages/Python/lldbsuite/test/dotest.py | 25 +- lldb/packages/Python/lldbsuite/test/dotest_args.py | 8 + .../test/lang/cpp/namespace/TestNamespace.py | 1 - .../lldbsuite/test/lang/cpp/printf/TestPrintf.py | 5 +- .../get-value-32bit-int}/Makefile | 0 .../get-value-32bit-int/TestGetValue32BitInt.py | 19 + .../test/python_api/get-value-32bit-int/main.cpp | 5 + .../test/python_api/rdar-12481949/Makefile | 3 - .../python_api/rdar-12481949/Test-rdar-12481949.py | 66 - .../test/python_api/rdar-12481949/main.cpp | 16 - .../test/python_api/thread/TestThreadAPI.py | 22 +- lldb/source/Core/Section.cpp | 4 + lldb/source/Expression/IRInterpreter.cpp | 138 +- .../Clang/ClangExpressionDeclMap.cpp | 6 +- .../Clang/ClangExpressionParser.cpp | 5 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 6 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 2 + .../Plugins/SymbolFile/DWARF/DWARFContext.cpp | 11 + .../source/Plugins/SymbolFile/DWARF/DWARFContext.h | 4 + lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 13 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 2 - .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 9 - .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 3 - lldb/source/Symbol/ClangASTContext.cpp | 122 +- lldb/source/Symbol/ObjectFile.cpp | 2 + lldb/source/Utility/LLDBAssert.cpp | 6 +- lldb/test/Shell/ObjectFile/ELF/section-types.yaml | 28 + .../Shell/SymbolFile/DWARF/debug_loclists-dwo.s | 5 + .../Shell/SymbolFile/DWARF/find-basic-function.cpp | 20 +- llvm/docs/TableGen/LangRef.rst | 60 +- llvm/include/llvm/ADT/PointerUnion.h | 10 - llvm/include/llvm/ADT/SCCIterator.h | 5 +- llvm/include/llvm/IR/IRBuilder.h | 6 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 90 +- llvm/include/llvm/IR/ModuleSummaryIndex.h | 6 +- llvm/include/llvm/InitializePasses.h | 2 +- llvm/include/llvm/Support/Compiler.h | 6 + llvm/include/llvm/Support/SourceMgr.h | 8 +- llvm/include/llvm/Target/TargetOptions.h | 2 +- llvm/include/llvm/Transforms/IPO/MergeFunctions.h | 32 + llvm/include/llvm/Transforms/Scalar/GVN.h | 4 +- llvm/lib/CodeGen/DeadMachineInstructionElim.cpp | 9 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 10 +- llvm/lib/CodeGen/MachineScheduler.cpp | 2 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 3 +- .../CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 72 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 45 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 62 +- .../lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 3 + llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 5 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 2376 +-- llvm/lib/IR/AutoUpgrade.cpp | 7 +- llvm/lib/IR/Constants.cpp | 13 +- llvm/lib/MC/ELFObjectWriter.cpp | 3 +- llvm/lib/Passes/PassBuilder.cpp | 1 + llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/TableGen/TGLexer.cpp | 4 + llvm/lib/TableGen/TGLexer.h | 5 +- llvm/lib/TableGen/TGParser.cpp | 206 +- llvm/lib/TableGen/TGParser.h | 66 +- llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 2 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 22 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 39 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 2 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 2 +- .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 2 +- .../AArch64/Disassembler/AArch64Disassembler.cpp | 2 +- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp | 2 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 7 +- .../AArch64/TargetInfo/AArch64TargetInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 22 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 4 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 2 +- .../AMDGPU/Disassembler/AMDGPUDisassembler.cpp | 2 +- .../AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp | 2 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 2 + .../Target/AMDGPU/TargetInfo/AMDGPUTargetInfo.cpp | 2 +- llvm/lib/Target/ARC/ARCAsmPrinter.cpp | 2 +- llvm/lib/Target/ARC/ARCTargetMachine.cpp | 2 +- .../Target/ARC/Disassembler/ARCDisassembler.cpp | 2 +- .../Target/ARC/MCTargetDesc/ARCMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARC/TargetInfo/ARCTargetInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 6 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 25 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 486 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 193 +- llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 27 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 111 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 2 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 95 +- .../Target/ARM/Disassembler/ARMDisassembler.cpp | 75 +- .../Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 200 +- llvm/lib/Target/ARM/MVEVPTBlockPass.cpp | 4 +- llvm/lib/Target/ARM/TargetInfo/ARMTargetInfo.cpp | 2 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 22 +- llvm/lib/Target/AVR/AVRAsmPrinter.cpp | 2 +- llvm/lib/Target/AVR/AVRTargetMachine.cpp | 2 +- llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp | 2 +- .../Target/AVR/Disassembler/AVRDisassembler.cpp | 2 +- .../Target/AVR/MCTargetDesc/AVRMCTargetDesc.cpp | 2 +- llvm/lib/Target/AVR/TargetInfo/AVRTargetInfo.cpp | 2 +- llvm/lib/Target/BPF/AsmParser/BPFAsmParser.cpp | 2 +- llvm/lib/Target/BPF/BPFAsmPrinter.cpp | 2 +- llvm/lib/Target/BPF/BPFTargetMachine.cpp | 2 +- .../Target/BPF/Disassembler/BPFDisassembler.cpp | 2 +- .../Target/BPF/MCTargetDesc/BPFMCTargetDesc.cpp | 2 +- llvm/lib/Target/BPF/TargetInfo/BPFTargetInfo.cpp | 2 +- llvm/lib/Target/CMakeLists.txt | 8 + .../Target/Hexagon/AsmParser/HexagonAsmParser.cpp | 4 +- .../Hexagon/Disassembler/HexagonDisassembler.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp | 2 +- .../Hexagon/TargetInfo/HexagonTargetInfo.cpp | 2 +- llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp | 2 +- .../Lanai/Disassembler/LanaiDisassembler.cpp | 2 +- llvm/lib/Target/Lanai/LanaiAsmPrinter.cpp | 2 +- llvm/lib/Target/Lanai/LanaiTargetMachine.cpp | 2 +- .../Lanai/MCTargetDesc/LanaiMCTargetDesc.cpp | 2 +- .../Target/Lanai/TargetInfo/LanaiTargetInfo.cpp | 2 +- .../Target/MSP430/AsmParser/MSP430AsmParser.cpp | 2 +- .../MSP430/Disassembler/MSP430Disassembler.cpp | 2 +- .../MSP430/MCTargetDesc/MSP430MCTargetDesc.cpp | 2 +- llvm/lib/Target/MSP430/MSP430AsmPrinter.cpp | 2 +- llvm/lib/Target/MSP430/MSP430TargetMachine.cpp | 2 +- .../Target/MSP430/TargetInfo/MSP430TargetInfo.cpp | 2 +- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 2 +- .../Target/Mips/Disassembler/MipsDisassembler.cpp | 2 +- .../Target/Mips/MCTargetDesc/MipsMCTargetDesc.cpp | 2 +- llvm/lib/Target/Mips/MipsAsmPrinter.cpp | 2 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 6 +- llvm/lib/Target/Mips/MipsTargetMachine.cpp | 2 +- llvm/lib/Target/Mips/TargetInfo/MipsTargetInfo.cpp | 2 +- .../NVPTX/MCTargetDesc/NVPTXMCTargetDesc.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp | 2 +- .../Target/NVPTX/TargetInfo/NVPTXTargetInfo.cpp | 2 +- llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp | 2 +- .../PowerPC/Disassembler/PPCDisassembler.cpp | 2 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 2 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 5 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 88 +- llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 2 +- .../PowerPC/TargetInfo/PowerPCTargetInfo.cpp | 2 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 2 +- .../RISCV/Disassembler/RISCVDisassembler.cpp | 2 +- .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 2 +- llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp | 2 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 20 +- llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 2 +- .../Target/RISCV/TargetInfo/RISCVTargetInfo.cpp | 2 +- llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp | 2 +- .../Sparc/Disassembler/SparcDisassembler.cpp | 2 +- .../Sparc/MCTargetDesc/SparcMCTargetDesc.cpp | 2 +- llvm/lib/Target/Sparc/SparcAsmPrinter.cpp | 2 +- llvm/lib/Target/Sparc/SparcTargetMachine.cpp | 2 +- .../Target/Sparc/TargetInfo/SparcTargetInfo.cpp | 2 +- .../Target/SystemZ/AsmParser/SystemZAsmParser.cpp | 2 +- .../SystemZ/Disassembler/SystemZDisassembler.cpp | 2 +- .../SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp | 2 +- .../SystemZ/TargetInfo/SystemZTargetInfo.cpp | 2 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 2 +- .../Disassembler/WebAssemblyDisassembler.cpp | 3 +- .../MCTargetDesc/WebAssemblyMCTargetDesc.cpp | 2 +- .../TargetInfo/WebAssemblyTargetInfo.cpp | 2 +- .../Target/WebAssembly/WebAssemblyAsmPrinter.cpp | 2 +- .../WebAssembly/WebAssemblyTargetMachine.cpp | 2 +- llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp | 2 +- .../Target/X86/Disassembler/X86Disassembler.cpp | 2 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 25 +- .../Target/X86/MCTargetDesc/X86MCTargetDesc.cpp | 2 +- llvm/lib/Target/X86/TargetInfo/X86TargetInfo.cpp | 2 +- llvm/lib/Target/X86/X86AsmPrinter.cpp | 2 +- llvm/lib/Target/X86/X86CallingConv.td | 20 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 56 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 4 + llvm/lib/Target/X86/X86TargetMachine.cpp | 2 +- .../XCore/Disassembler/XCoreDisassembler.cpp | 2 +- .../XCore/MCTargetDesc/XCoreMCTargetDesc.cpp | 2 +- .../Target/XCore/TargetInfo/XCoreTargetInfo.cpp | 2 +- llvm/lib/Target/XCore/XCoreAsmPrinter.cpp | 2 +- llvm/lib/Target/XCore/XCoreTargetMachine.cpp | 2 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 10 +- llvm/lib/Transforms/IPO/IPO.cpp | 2 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 2 +- llvm/lib/Transforms/IPO/MergeFunctions.cpp | 47 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 11 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 20 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 16 +- .../Transforms/InstCombine/InstCombineInternal.h | 3 + .../InstCombine/InstCombineLoadStoreAlloca.cpp | 32 +- .../InstCombine/InstructionCombining.cpp | 2 +- llvm/test/Bitcode/aarch64-addp-upgrade.bc | Bin 0 -> 1136 bytes llvm/test/Bitcode/aarch64-addp-upgrade.ll | 18 + .../CodeGen/AArch64/GlobalISel/select-frameaddr.ll | 20 + .../AArch64/GlobalISel/select-returnaddr.ll | 22 + llvm/test/CodeGen/AArch64/aarch64-stp-cluster.ll | 20 +- llvm/test/CodeGen/AArch64/arm64-ldp-cluster.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-memset-inline.ll | 2 +- llvm/test/CodeGen/AArch64/expand-select.ll | 10 +- .../CodeGen/AArch64/global-merge-group-by-use.ll | 4 +- llvm/test/CodeGen/AArch64/machine-scheduler.mir | 2 +- llvm/test/CodeGen/AArch64/sve-int-arith-imm.ll | 83 + .../CodeGen/AArch64/sve-neg-int-arith-imm-2.ll | 12 + llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll | 11 + llvm/test/CodeGen/AArch64/win64-no-uwtable.ll | 35 + .../AMDGPU/atomic_optimizations_local_pointer.ll | 32 +- .../CodeGen/AMDGPU/bitcast-constant-to-vector.ll | 4 +- llvm/test/CodeGen/AMDGPU/bswap.ll | 196 +- llvm/test/CodeGen/AMDGPU/bundle-latency.mir | 44 + llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 4 +- llvm/test/CodeGen/AMDGPU/call-argument-types.ll | 11 +- llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 13 +- llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 30 +- llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 72 +- .../AMDGPU/dead-machine-elim-after-dead-lane.ll | 28 + llvm/test/CodeGen/AMDGPU/dead-mi-use-same-intr.mir | 55 - llvm/test/CodeGen/AMDGPU/ds_read2.ll | 2 +- llvm/test/CodeGen/AMDGPU/extract-subvector.ll | 40 + .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 2 +- llvm/test/CodeGen/AMDGPU/idot8u.ll | 160 +- .../AMDGPU/insert-subvector-unused-scratch.ll | 4 +- llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 104 +- llvm/test/CodeGen/AMDGPU/kernel-args.ll | 2 +- .../CodeGen/AMDGPU/kernel-argument-dag-lowering.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.swap.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 46 +- llvm/test/CodeGen/AMDGPU/loop_break.ll | 4 +- llvm/test/CodeGen/AMDGPU/max.i16.ll | 23 +- .../CodeGen/AMDGPU/promote-constOffset-to-imm.ll | 22 +- .../AMDGPU/scheduler-handle-move-bundle.mir | 2 +- llvm/test/CodeGen/AMDGPU/select.f16.ll | 30 +- llvm/test/CodeGen/AMDGPU/shift-i128.ll | 6 +- llvm/test/CodeGen/AMDGPU/spill-vgpr-to-agpr.ll | 2 +- .../vgpr-descriptor-waterfall-loop-idom-update.ll | 21 +- .../ARM/GlobalISel/thumb-select-arithmetic-ops.mir | 6 +- .../ARM/GlobalISel/thumb-select-load-store.mir | 4 +- llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 2 +- .../PowerPC/aix-external-sym-sdnode-lowering.ll | 128 + .../PowerPC/aix-readonly-with-relocation.ll | 19 + .../CodeGen/PowerPC/aix-user-defined-memcpy.ll | 58 + llvm/test/CodeGen/PowerPC/lsr-insns-cost.ll | 66 + llvm/test/CodeGen/RISCV/shrinkwrap.ll | 97 + llvm/test/CodeGen/SystemZ/fp-strict-alias.ll | 64 +- .../CodeGen/Thumb2/LowOverheadLoops/add_reduce.mir | 255 + .../Thumb2/LowOverheadLoops/inloop-vpnot-1.mir | 235 + .../Thumb2/LowOverheadLoops/inloop-vpnot-2.mir | 235 + .../Thumb2/LowOverheadLoops/inloop-vpnot-3.mir | 235 + .../Thumb2/LowOverheadLoops/inloop-vpsel-1.mir | 239 + .../Thumb2/LowOverheadLoops/inloop-vpsel-2.mir | 239 + .../Thumb2/LowOverheadLoops/vmaxmin_vpred_r.mir | 230 + .../Thumb2/LowOverheadLoops/vmldava_in_vpt.mir | 239 + llvm/test/CodeGen/Thumb2/bug-subw.ll | 74 + llvm/test/CodeGen/Thumb2/fp16-stacksplot.mir | 2 +- .../test/CodeGen/Thumb2/mve-gather-ind16-scaled.ll | 271 + .../CodeGen/Thumb2/mve-gather-ind16-unscaled.ll | 242 + .../test/CodeGen/Thumb2/mve-gather-ind32-scaled.ll | 60 +- .../CodeGen/Thumb2/mve-gather-ind32-unscaled.ll | 75 +- .../CodeGen/Thumb2/mve-gather-ind8-unscaled.ll | 370 + llvm/test/CodeGen/Thumb2/mve-gather-ptrs.ll | 13 + llvm/test/CodeGen/Thumb2/mve-gather-scatter-opt.ll | 28 +- llvm/test/CodeGen/Thumb2/mve-stacksplot.mir | 2 +- .../CodeGen/Thumb2/mve-vpt-2-blocks-1-pred.mir | 88 + llvm/test/CodeGen/Thumb2/peephole-addsub.mir | 4 +- llvm/test/CodeGen/Thumb2/peephole-cmp.mir | 4 +- .../Thumb2/t2peephole-t2ADDrr-to-t2ADDri.ll | 10 + .../CodeGen/X86/avx512-intrinsics-fast-isel.ll | 6 +- llvm/test/CodeGen/X86/combine-shl.ll | 37 + llvm/test/CodeGen/X86/fildll.ll | 6 +- llvm/test/CodeGen/X86/fp-cvt.ll | 16 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 17 +- llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll | 22 +- llvm/test/CodeGen/X86/fp80-strict-scalar.ll | 8 +- llvm/test/CodeGen/X86/half.ll | 5 +- llvm/test/CodeGen/X86/no-sse-win64.ll | 129 + llvm/test/CodeGen/X86/no-sse-x86.ll | 76 + llvm/test/CodeGen/X86/nosse-error2.ll | 36 - llvm/test/CodeGen/X86/pr15309.ll | 12 +- llvm/test/CodeGen/X86/pr44396.ll | 6 +- llvm/test/CodeGen/X86/scalar-int-to-fp.ll | 36 +- .../CodeGen/X86/stack-folding-fp-nofpexcept.mir | 52 + llvm/test/CodeGen/X86/uint64-to-float.ll | 5 +- llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll | 36 +- llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 26 +- llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 48 +- llvm/test/CodeGen/X86/vec_int_to_fp.ll | 48 +- .../X86/vector-constrained-fp-intrinsics.ll | 2 +- llvm/test/CodeGen/X86/vector-idiv-udiv-128.ll | 2 - llvm/test/CodeGen/X86/vector-idiv-udiv-256.ll | 2 - .../MIR/X86/livedebugvalues_basic_diamond.mir | 67 + ...livedebugvalues_basic_diamond_match_clobber.mir | 67 + .../livedebugvalues_basic_diamond_match_move.mir | 73 + .../livedebugvalues_basic_diamond_one_clobber.mir | 65 + .../X86/livedebugvalues_basic_diamond_one_move.mir | 68 + .../MIR/X86/livedebugvalues_basic_loop.mir | 66 + .../DebugInfo/MIR/X86/livedebugvalues_bb_to_bb.mir | 65 + .../MIR/X86/livedebugvalues_bb_to_bb_clobbered.mir | 61 + .../livedebugvalues_bb_to_bb_move_to_clobber.mir | 68 + .../MIR/X86/livedebugvalues_loop_break.mir | 74 + .../X86/livedebugvalues_loop_break_clobbered.mir | 66 + .../MIR/X86/livedebugvalues_loop_clobbered.mir | 63 + .../MIR/X86/livedebugvalues_loop_diamond.mir | 82 + .../X86/livedebugvalues_loop_diamond_clobber.mir | 73 + .../MIR/X86/livedebugvalues_loop_diamond_move.mir | 83 + .../MIR/X86/livedebugvalues_loop_early_clobber.mir | 60 + .../MIR/X86/livedebugvalues_loop_two_backedge.mir | 74 + ...livedebugvalues_loop_two_backedge_clobbered.mir | 66 + .../MIR/X86/livedebugvalues_loop_within_loop.mir | 81 + .../livedebugvalues_loop_within_loop_clobbered.mir | 72 + .../X86/livedebugvalues_loop_within_loop_moved.mir | 75 + ...ivedebugvalues_loop_within_loop_outer_moved.mir | 77 + llvm/test/MC/AMDGPU/gfx10_asm_all.s | 17843 +++++++++++++------ llvm/test/MC/AMDGPU/gfx9_asm_all.s | 1044 ++ llvm/test/MC/ARM/basic-thumb2-instructions.s | 165 +- llvm/test/MC/ARM/invalid-addsub.s | 72 +- llvm/test/MC/ARM/negative-immediates.s | 6 +- llvm/test/MC/ARM/register-token-source-loc.s | 19 +- llvm/test/MC/ARM/thumb-diagnostics.s | 38 +- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 9 - llvm/test/MC/Disassembler/AMDGPU/gfx9_dasm_all.txt | 2242 ++- llvm/test/MC/Disassembler/ARM/invalid-thumbv7.txt | 5 + llvm/test/MC/Disassembler/ARM/thumb-tests.txt | 9 +- llvm/test/MC/Disassembler/ARM/thumb2-v8.txt | 2 + llvm/test/MC/Disassembler/ARM/thumb2.txt | 10 +- llvm/test/MC/ELF/target-in-same-section.s | 8 +- llvm/test/MC/X86/align-branch-64-1a.s | 13 +- llvm/test/TableGen/defvar.td | 145 + llvm/test/TableGen/ifstmt.td | 92 + .../X86/Inputs/devirt_external_comdat_same_guid.ll | 43 + .../Inputs/thinlto-internalize-doublepromoted.ll | 10 + .../X86/devirt_external_comdat_same_guid.ll | 87 + .../X86/thinlto-internalize-doublepromoted.ll | 33 + .../InstCombine/bitcast-phi-uselistorder.ll | 33 + llvm/test/Transforms/InstCombine/call-guard.ll | 2 +- llvm/test/Transforms/InstCombine/load-bitcast64.ll | 63 +- llvm/test/Transforms/InstCombine/pr44245.ll | 192 + llvm/test/Transforms/InstCombine/select.ll | 18 +- llvm/test/Transforms/InstCombine/trunc.ll | 18 + llvm/test/Transforms/InstSimplify/select.ll | 23 +- .../Transforms/MergeFunc/merge-block-address.ll | 1 + llvm/test/tools/llvm-mca/ARM/simple-cortex-m33.s | 26 + .../tools/llvm-objdump/elf-dynamic-section.test | 349 +- llvm/test/tools/llvm-readobj/ELF/dynamic-tags.test | 563 +- .../llvm-readobj/ELF/file-header-abi-version.test | 2 +- .../tools/llvm-readobj/ELF/file-header-os-abi.test | 2 +- llvm/tools/llvm-pdbutil/InputFile.h | 2 +- llvm/unittests/ADT/PointerUnionTest.cpp | 4 +- llvm/unittests/CMakeLists.txt | 6 + .../ExecutionEngine/JITLink/LinkGraphTests.cpp | 9 +- llvm/unittests/IR/ConstantsTest.cpp | 39 + llvm/unittests/Object/MinidumpTest.cpp | 2 +- llvm/unittests/Target/AArch64/CMakeLists.txt | 2 +- llvm/unittests/Target/ARM/CMakeLists.txt | 2 +- llvm/unittests/Target/ARM/MachineInstrTest.cpp | 2 - llvm/unittests/Target/WebAssembly/CMakeLists.txt | 2 +- .../tools/llvm-exegesis/AArch64/CMakeLists.txt | 2 +- .../tools/llvm-exegesis/ARM/CMakeLists.txt | 2 +- .../tools/llvm-exegesis/Mips/CMakeLists.txt | 2 +- .../tools/llvm-exegesis/PowerPC/CMakeLists.txt | 2 +- .../tools/llvm-exegesis/X86/CMakeLists.txt | 2 +- llvm/utils/emacs/tablegen-mode.el | 3 +- .../clang-tidy/readability/BUILD.gn | 1 + llvm/utils/kate/llvm-tablegen.xml | 4 + llvm/utils/unittest/CMakeLists.txt | 20 + llvm/utils/vim/syntax/tablegen.vim | 2 +- .../vscode/tablegen/syntaxes/TableGen.tmLanguage | 2 +- mlir/docs/Dialects/SPIR-V.md | 44 +- mlir/docs/Dialects/Vector.md | 8 +- mlir/docs/Tutorials/Toy/Ch-7.md | 2 +- mlir/examples/toy/Ch2/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch3/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch4/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch5/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch6/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch7/include/toy/Dialect.h | 2 +- mlir/examples/toy/README.md | 4 +- .../mlir/Conversion/GPUToCUDA/GPUToCUDAPass.h | 11 +- .../mlir/Conversion/GPUToNVVM/GPUToNVVMPass.h | 10 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 52 + .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 178 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h | 167 +- mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 2 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 118 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 27 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 20 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.td | 57 +- mlir/include/mlir/IR/AsmState.h | 52 + mlir/include/mlir/IR/Block.h | 2 + mlir/include/mlir/IR/Module.h | 2 + mlir/include/mlir/IR/OpDefinition.h | 4 + mlir/include/mlir/IR/Operation.h | 2 + mlir/include/mlir/IR/Value.h | 5 + mlir/lib/Analysis/AffineAnalysis.cpp | 13 +- mlir/lib/Analysis/AffineStructures.cpp | 5 +- mlir/lib/Analysis/Liveness.cpp | 2 + mlir/lib/Analysis/Utils.cpp | 4 +- .../GPUToCUDA/ConvertKernelFuncToCubin.cpp | 21 +- .../GPUToCUDA/ConvertLaunchFuncToCudaCalls.cpp | 13 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 21 +- mlir/lib/Conversion/GPUToSPIRV/CMakeLists.txt | 7 + .../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 55 +- .../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 27 +- mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.td | 22 + mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 10 +- mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 32 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 9 +- .../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 15 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 4 + mlir/lib/Dialect/AffineOps/AffineOps.cpp | 12 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 65 +- .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 22 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.cpp | 10 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 199 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 31 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 49 +- .../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 14 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 11 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 11 +- mlir/lib/Dialect/LoopOps/LoopOps.cpp | 199 +- .../QuantOps/Transforms/ConvertSimQuant.cpp | 4 +- mlir/lib/Dialect/SDBM/SDBMExpr.cpp | 5 +- mlir/lib/Dialect/SPIRV/SPIRVDialect.cpp | 31 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 95 + .../SPIRV/Serialization/TranslateRegistration.cpp | 11 +- mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 45 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 10 +- mlir/lib/Dialect/StandardOps/Ops.cpp | 7 +- mlir/lib/Dialect/VectorOps/VectorOps.cpp | 33 +- mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 3 + mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 2 +- mlir/lib/IR/AsmPrinter.cpp | 126 +- mlir/lib/IR/SymbolTable.cpp | 4 +- mlir/lib/Parser/Parser.cpp | 15 +- mlir/lib/Pass/PassStatistics.cpp | 2 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 9 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 2 +- .../GPUToCUDA/lower-launch-func-to-cuda.mlir | 2 +- .../GPUToCUDA/lower-nvvm-kernel-to-cubin.mlir | 6 +- mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir | 20 +- .../Conversion/GPUToNVVM/memory-attrbution.mlir | 8 +- mlir/test/Conversion/GPUToSPIRV/builtins.mlir | 12 +- mlir/test/Conversion/GPUToSPIRV/load-store.mlir | 2 +- mlir/test/Conversion/GPUToSPIRV/loop.mlir | 2 +- mlir/test/Conversion/GPUToSPIRV/simple.mlir | 2 +- mlir/test/Dialect/GPU/invalid.mlir | 11 +- mlir/test/Dialect/GPU/ops.mlir | 2 +- mlir/test/Dialect/GPU/outlining.mlir | 2 +- mlir/test/Dialect/Linalg/invalid.mlir | 94 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 24 +- mlir/test/Dialect/Loops/invalid.mlir | 181 + mlir/test/Dialect/Loops/ops.mlir | 44 + mlir/test/Dialect/SPIRV/TestAvailability.cpp | 113 +- mlir/test/Dialect/SPIRV/target-and-abi.mlir | 58 +- mlir/test/Dialect/SPIRV/target-env.mlir | 120 + mlir/test/IR/invalid.mlir | 7 - mlir/test/IR/parser.mlir | 26 + mlir/test/IR/wrapping_op.mlir | 3 +- mlir/test/Target/llvmir.mlir | 28 + mlir/test/Transforms/canonicalize.mlir | 3 +- mlir/test/lib/TestDialect/TestPatterns.cpp | 5 +- mlir/tools/mlir-cuda-runner/mlir-cuda-runner.cpp | 2 +- openmp/CREDITS.txt | 4 + openmp/cmake/DetectTestCompiler/CMakeLists.txt | 5 + openmp/cmake/OpenMPTesting.cmake | 8 + .../libomptarget/deviceRTLs/amdgcn/CMakeLists.txt | 1 + .../deviceRTLs/amdgcn/src/target_impl.h | 91 +- .../deviceRTLs/amdgcn/src/target_impl.hip | 25 + .../deviceRTLs/nvptx/src/target_impl.cu | 11 +- openmp/libomptarget/src/device.cpp | 45 +- openmp/libomptarget/src/device.h | 55 +- openmp/libomptarget/src/omptarget.cpp | 6 +- .../test/mapping/delete_inf_refcount.c | 32 + openmp/tools/archer/ompt-tsan.cpp | 54 +- openmp/tools/archer/tests/CMakeLists.txt | 6 +- openmp/tools/archer/tests/lit.cfg | 6 +- openmp/tools/archer/tests/lit.site.cfg.in | 5 +- .../tools/archer/tests/races/critical-unrelated.c | 2 - .../archer/tests/races/lock-nested-unrelated.c | 2 - openmp/tools/archer/tests/races/lock-unrelated.c | 2 - openmp/tools/archer/tests/races/parallel-simple.c | 2 - openmp/tools/archer/tests/races/task-dependency.c | 4 +- .../archer/tests/races/task-taskgroup-unrelated.c | 7 +- .../archer/tests/races/task-taskwait-nested.c | 4 +- openmp/tools/archer/tests/races/task-two.c | 6 +- 660 files changed, 33842 insertions(+), 10533 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/readability/QualifiedAutoCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/readability/QualifiedAutoCheck.h create mode 100644 clang-tools-extra/docs/clang-tidy/checks/llvm-qualified-auto.rst create mode 100644 clang-tools-extra/docs/clang-tidy/checks/readability-qualified- [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/readability-qualifie [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/readability-qualifie [...] create mode 100644 clang/test/CXX/temp/temp.arg/temp.arg.template/p3-2a.cpp create mode 100644 clang/test/CXX/temp/temp.constr/temp.constr.decl/p3.cpp create mode 100644 clang/test/CXX/temp/temp.param/p10-2a.cpp create mode 100644 clang/test/CodeGen/Inputs/thinlto_expect1.proftext create mode 100644 clang/test/CodeGen/Inputs/thinlto_expect2.proftext create mode 100644 clang/test/CodeGen/thinlto-clang-diagnostic-handler-in-be.c create mode 100644 clang/test/CodeGenCXX/debug-info-limited-ctor.cpp create mode 100644 clang/test/Driver/openmp-offload-gpu.cpp delete mode 100644 clang/test/Frontend/Inputs/resource_dir_with_cfi_blacklist/shar [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Modules/Inputs/codegen-extern-template.modulemap create mode 100644 clang/test/Modules/codegen-extern-template.cpp create mode 100644 clang/test/Modules/codegen-extern-template.h create mode 100644 clang/test/OpenMP/nvptx_target_pure_deleted_codegen.cpp create mode 100644 clang/test/PCH/codegen.cpp create mode 100644 clang/test/PCH/ms-pch-macro.c create mode 100644 clang/test/Parser/cxx2a-constrained-template-param-with-partial-id.cpp create mode 100644 clang/test/Parser/cxx2a-constrained-template-param.cpp create mode 100644 clang/test/SemaTemplate/instantiate-expanded-type-constraint.cpp create mode 100644 lld/test/ELF/exclude-libs-undef.s delete mode 100644 lld/test/ELF/i386-cet.s create mode 100644 lld/test/ELF/i386-feature-cet.s delete mode 100644 lld/test/ELF/x86-64-cet.s create mode 100644 lld/test/ELF/x86-64-feature-cet.s copy lldb/packages/Python/lldbsuite/test/{api/check_public_api_headers => python_a [...] create mode 100644 lldb/packages/Python/lldbsuite/test/python_api/get-value-32bit- [...] create mode 100644 lldb/packages/Python/lldbsuite/test/python_api/get-value-32bit- [...] delete mode 100644 lldb/packages/Python/lldbsuite/test/python_api/rdar-12481949/Makefile delete mode 100644 lldb/packages/Python/lldbsuite/test/python_api/rdar-12481949/Te [...] delete mode 100644 lldb/packages/Python/lldbsuite/test/python_api/rdar-12481949/main.cpp create mode 100644 llvm/include/llvm/Transforms/IPO/MergeFunctions.h create mode 100644 llvm/test/Bitcode/aarch64-addp-upgrade.bc create mode 100644 llvm/test/Bitcode/aarch64-addp-upgrade.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-frameaddr.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-returnaddr.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm-2.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll create mode 100644 llvm/test/CodeGen/AArch64/win64-no-uwtable.ll create mode 100644 llvm/test/CodeGen/AMDGPU/bundle-latency.mir create mode 100644 llvm/test/CodeGen/AMDGPU/dead-machine-elim-after-dead-lane.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/dead-mi-use-same-intr.mir create mode 100644 llvm/test/CodeGen/AMDGPU/extract-subvector.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-external-sym-sdnode-lowering.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-readonly-with-relocation.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-user-defined-memcpy.ll create mode 100644 llvm/test/CodeGen/PowerPC/lsr-insns-cost.ll create mode 100644 llvm/test/CodeGen/RISCV/shrinkwrap.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/add_reduce.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/inloop-vpnot-1.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/inloop-vpnot-2.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/inloop-vpnot-3.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/inloop-vpsel-1.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/inloop-vpsel-2.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vmaxmin_vpred_r.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vmldava_in_vpt.mir create mode 100644 llvm/test/CodeGen/Thumb2/bug-subw.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-gather-ind16-scaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-gather-ind16-unscaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-gather-ind8-unscaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vpt-2-blocks-1-pred.mir create mode 100644 llvm/test/CodeGen/Thumb2/t2peephole-t2ADDrr-to-t2ADDri.ll create mode 100644 llvm/test/CodeGen/X86/no-sse-win64.ll create mode 100644 llvm/test/CodeGen/X86/no-sse-x86.ll delete mode 100644 llvm/test/CodeGen/X86/nosse-error2.ll create mode 100644 llvm/test/CodeGen/X86/stack-folding-fp-nofpexcept.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_match [...] create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_match [...] create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_one_c [...] create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_diamond_one_move.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_basic_loop.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_bb_to_bb.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_bb_to_bb_clobbered.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_bb_to_bb_move_to_cl [...] create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_break.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_break_clobbered.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_clobbered.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_diamond.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_diamond_clobber.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_diamond_move.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_early_clobber.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_two_backedge.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_two_backedge_c [...] create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop_cl [...] create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop_moved.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues_loop_within_loop_ou [...] create mode 100644 llvm/test/TableGen/defvar.td create mode 100644 llvm/test/TableGen/ifstmt.td create mode 100644 llvm/test/ThinLTO/X86/Inputs/devirt_external_comdat_same_guid.ll create mode 100644 llvm/test/ThinLTO/X86/Inputs/thinlto-internalize-doublepromoted.ll create mode 100644 llvm/test/ThinLTO/X86/devirt_external_comdat_same_guid.ll create mode 100644 llvm/test/ThinLTO/X86/thinlto-internalize-doublepromoted.ll create mode 100644 llvm/test/Transforms/InstCombine/bitcast-phi-uselistorder.ll create mode 100644 llvm/test/Transforms/InstCombine/pr44245.ll create mode 100644 llvm/test/tools/llvm-mca/ARM/simple-cortex-m33.s create mode 100644 mlir/include/mlir/IR/AsmState.h create mode 100644 mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.td create mode 100644 mlir/test/Dialect/SPIRV/target-env.mlir create mode 100644 openmp/libomptarget/deviceRTLs/amdgcn/src/target_impl.hip create mode 100644 openmp/libomptarget/test/mapping/delete_inf_refcount.c