This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/llvm-project.

from a7b4ce9cfd11 [NFC][AttributeList] Replace index_begin/end with an iterator adds a3f425946d33 [mlir][linalg] Include InitTensorOp in tiling canonicalization adds 33dd98e9e499 [ORC] Remove ORC RPC. adds 06cea95a5a19 [gn build] Port 33dd98e9e499 adds 3fabd98e5b3e [InstCombine] fold (trunc (X>>C1)) << C to shift+mask directly adds f8537895b9a6 [lldb] [Host] Sync TerminalState::Data to struct type adds 00e2306734b7 [ORC] Fix LLVM modulemap after removal of ORC RPC in 33dd98e9e49. adds 0e8862901ca5 revert tsan part for investigation adds 3da95b68cd1e [fir][NFC] Move fir.global printer to cpp file adds 04a6f80e9b23 [BasicAA] Add additional 32-bit truncation test (NFC) adds 9c31969e8df2 [AIX] Don't pass namedsects in LTO mode adds 53d7bdbfbf3e [NFC][X86][LV] Improve costmodel test coverage for interle [...] adds 3c407196034f [NFC][X86][Codegen] Add test coverage for interleaved i8 l [...] adds 61ecfc6f9dc5 [TwoAddressInstruction] Pre-commit a test case for D110944 adds dff3454bda09 [TwoAddressInstruction] Tweak constraining of tied operands adds df672f66b669 [DAG] scalarizeExtractedVectorLoad - replace getABITypeAli [...] adds c8c2b4629f75 [Demangle][Rust] Parse non-ASCII identifiers adds 4cdee8de6bad [gn build] Port c8c2b4629f75 adds 782a97a9776a [mlir][capi] Add TypeID to MLIR C-API adds b7ff0489158c [BasicAA] Add additional truncation tests (NFC) adds b084b98abe07 [BasicAA] Make test more robust (NFC) adds ca010347145d [mlir][sparse] Factoring out getZero() and avoiding unnece [...] adds 14fffda979ae [mlir][sparse] Factoring out allocaIndices() adds af7ac1d95b7d [mlir][sparse] Sharing calls to adaptor.getOperands()[0] adds bdd52e8baedd [Test] Add a test exposing a miscompile in SimpleLoopUnswitch. adds 45bd8d947780 [SimpleLoopUnswitch] Don't unswitch constant conditions adds 86046516e4f4 [DomTree] Assert that blocks in queries aren't from anothe [...] adds ab694cd8453e [Profile] Add a warning when lock file failed in __llvm_pr [...] adds 2df1019576db Revert "tsan: print a meaningful frame for stack races" adds 8b1984bb8ca4 Revert "tsan: fix tls_race3 test on darwin" adds 103c1bd11892 Revert "tsan: fix and test detection of TLS races" adds a67c7deae72a Revert "[DomTree] Assert that blocks in queries aren't fro [...] adds 40f382ad107a [NFC][PowerPC] Add test case for byval store. adds 96843d220dd8 [AArch64][GlobalISel] Change G_ANYEXT fed by scalar G_ICMP [...] adds d0bca006bbfe [test] split flags-from-poison.ll to allow ease of autogen update adds 24cde2f6023a [SCEV] Remove invariant requirement from isSCEVExprNeverPoison adds 2ca8a3f2132e [SCEV] Stop blindly propagating flags from inbound geps to [...] adds 91dfc0840ddf [test] add coverage for a SCEVUnknown scoped value in isSC [...] adds 657f02d45804 Revert "Extract LC_CODE_SIGNATURE related implementation o [...] adds e420164f40a9 [gn build] Port 657f02d45804 adds 237e9059f781 [libc++][Docs] Update benchmark doc wrt monorepo adds 063c5bc31b89 [flang][OpenMP] Added OpenMP 5.0 specification based seman [...] adds a1d1c31746eb Add a `check-mlir-build-only` build target that only build [...] adds 237d18a61a97 Fix memory leaks in mlir/test/CAPI/ir.c adds 0b8c50812b59 [DWARF][NFC] add ParentIdx and SiblingIdx to DWARFDebugInf [...] adds f41a9cf859a1 [AArch64][GlobalISel] Lower G_SMULH/G_UMULH unless its one [...] adds f33274c7bf44 [llvm-cxxfilt] Replace isalnum with isAlnum from StringExtras adds ac7031b2b2fa [libc++][format] Implement Unicode support. adds 8a3c64c3a239 [X86][Costmodel] Load/store i8 Stride=3 VF=2 interleaving costs adds f1df2d8eaf18 [X86][Costmodel] Load/store i8 Stride=3 VF=4 interleaving costs adds d1460c88a6d8 [X86][Costmodel] Load/store i8 Stride=3 VF=8 interleaving costs adds 448c93983999 [X86][Costmodel] Load/store i8 Stride=3 VF=32 interleaving costs adds 935b9693aea1 [X86][Costmodel] Load/store i8 Stride=4 VF=2 interleaving costs adds ae08362cb8e6 [X86][Costmodel] Load/store i8 Stride=4 VF=4 interleaving costs adds 74e4a0e32757 [X86][Costmodel] Load/store i8 Stride=4 VF=8 interleaving costs adds 0e71ae6da8f3 [X86][Costmodel] Load/store i8 Stride=4 VF=16 interleaving costs adds acb459574afc [X86][Costmodel] Load/store i8 Stride=4 VF=32 interleaving costs adds 8e7f6039fa05 [X86] Atom SSE shift-by-variable take 2uops/3uops not 1uop adds bb42cc2090a2 [X86] decomposeMulByConstant - decompose legal vXi32 multi [...] adds 02c601f442e0 [libc++][doc] Update format status. adds 09b51451da45 [NFC][libc++] Use TEST_HAS_NO_EXCEPTIONS in tests. adds dd3caa99bd87 [clang-format] [docs] [NFC] improve clarity in the Qualifi [...] adds 3d209c76ddb5 [clang-format] Constructor initializer lists format with p [...] adds 9452ec722ce0 [X86][SSE] Fix typo + infinite-loop in HOP(HOP'(X,X),HOP'( [...] adds db79f4a2e9c9 Free memory leak on duplicate interface registration adds ac21e3922b12 [clang-format] NFC 1% improvement in the overall clang-for [...] adds 33d20977b7a6 Revert "[RISCV] Add an GPR def to the Zvlseg SPILL/RELOAD [...] adds 7cae0daee630 [X86][Atom] Fix BSR/BSF uops + port usage adds d9152a85712a [llvm-jitlink] Sink getPageSize call in Session::Create. adds c1e32b3fc021 [Target] Migrate from getNumArgOperands to arg_size (NFC) adds 26223af256bb [SCEV] Split isSCEVExprNeverPoison reasoning explicitly in [...] adds 107198fe7de8 Fix memory leaks in mlir/unittests/MLIRTableGenTests adds 57d9adefa04d Fix memory leaks in MLIR unit-tests (NFC) adds 9312cb6f2092 Fix Undefined Behavior in MLIR Diagnostic: don't call memc [...] adds fe48ecb047fa Fix memory leak in mlir-cpu-runner/sgemm_naive_codegen.mlir (NFC) adds 4b28638bcc7a Fix multiple memory leaks in mlir-cpu-runner tests (NFC) adds bac4529b4397 Fix/disable more MLIR tests exposing leaks in ASAN builds (NFC) adds 2da3facd864c Fix memory leak in MLIR SPIRV ModuleCombiner adds 8320017b79eb [libc++] [ranges] Uncomment operator<=> in transform and i [...] adds e8806d748643 Re-apply the fix on DwarfEHPrepare and add a test adds 060a96a7b5d5 [LLVM][IR] Fixed input arguments for Verifier getter adds 51b9f0b82ab1 Fix memory leaks in MLIR integration tests for vector dial [...] adds 5de44d25213c Disable leak check for the MLIR Sparse CPU integration tes [...] adds 903facd96b1d Disable leak check for the MLIR Linalg CPU integration tes [...] adds 0b83a35caf22 [MLIR][NFC] Drop unnecessary use of OpBuilder in build tri [...] adds d6a4294d1362 Use standard separator for TSan options in `stress.cpp` te [...] adds b2d078fb0cac [IR]PATCH 1/2: Add AsmWriterContext into AsmWriter adds 475de8da011c [IR]PATCH 2/2: Add MDNode::printTree and dumpTree adds cb2e0eb68e67 Fix last leaky MLIR integration test (NFC) adds 86f50288989a Exclude MLIR python binding tests from Sanitizer tests for now adds bce0c6429ee3 Fix ASAN execution for the MLIR Python tests adds 93769e81ed2e [mlir] [test] Include mlir_tools_dir in PATH to fix mlir-reduce adds c274384cff1b [NFC][RISCV] Update test cases through update_cc_test_checks.py. adds cf284f6c5ef3 [LSV] Change the default value of InstertElement to poison adds f62d18ff140f [Clang] Extend -Wbool-operation to warn about bitwise and [...] adds a4933f57f3f0 Revert "[Clang] Extend -Wbool-operation to warn about bitw [...] adds b1fcca388441 Fixed warnings in LLVM produced by -Wbitwise-instead-of-logical adds f59cc9542bfb Reland "[Clang] Extend -Wbool-operation to warn about bitw [...] adds 5aca8bb963a4 [clang-format] allow clang-format to be passed a file of f [...] adds a76355d570a9 Unbreak hexagon-check-builtins.c due to rGb1fcca388441 adds 31d0c8f35556 [X86] Add SSE2/AVX1/AVX512BW test coverage to interleaved [...] adds e311cdd18d21 [NFC][X86][LV] Add costmodel test coverage for interleaved [...] adds 9505fe29112c [NFC][X86][Codegen] Add test coverage for interleaved i8 l [...] adds 5f2f6118800f Fixed more warnings in LLVM produced by -Wbitwise-instead- [...] adds fb84aa2a8f52 Fixed warnings in target/parser codes produced by -Wbitwis [...] adds f3c6c76cfd0d [NFC][X86][LV] Add costmodel test coverage for interleaved [...] adds a834849aacad [NFC][X86][Codegen] Add test coverage for interleaved i32 [...] adds 3be4acbaa356 [InstSimplify] Add additional load from constant test (NFC) adds 88a9c1827e8d [InstCombine] add test for shl + demanded bits; NFC adds f32c0fe8e505 [InstCombine] fold cast of right-shift if high bits are no [...] adds 025ce154356f [NFC][X86][LV] Add costmodel test coverage for interleaved [...] adds 9afec8890743 [NFC][X86][Codegen] Add test coverage for interleaved i64 [...] adds d34cd75d890a [Analysis, CodeGen] Migrate from arg_operands to args (NFC) adds d6482df683b9 [ARM] Tests for constant hoisting -1 immediates adds b85bf520dcd9 [CostModel][X86] X86TTIImpl::getCmpSelInstrCost - try to u [...] adds 164cc2781fb1 [X86] Split Cannonlake + Icelake Tuning. NFC adds 20b1a16a696a [ARM] Mark <= -1 immediate constant as cheap adds 0f567f0e3ed8 [mlir] [test] Add missing tool substitutions adds a944f801cacd [Clang][NFC] Fix the comment for Sema::DiagIfReachable adds 396b95e5c9ed [X86][Costmodel] Load/store i8 Stride=6 VF=2 interleaving costs adds 6fe4cce55816 [X86][Costmodel] Load/store i8 Stride=6 VF=4 interleaving costs adds 0b27f9c0886f [X86][Costmodel] Load/store i8 Stride=6 VF=8 interleaving costs adds bd5ba437fd8f [X86][Costmodel] Load/store i8 Stride=6 VF=16 interleaving costs adds a5e5883ef515 [X86][Costmodel] Load/store i8 Stride=6 VF=32 interleaving costs adds 8e8fb77aa40c [X86][Costmodel] Load/store i16 Stride=3 VF=2 interleaving costs adds 04f1469cb4ca [X86][Costmodel] Load/store i16 Stride=3 VF=4 interleaving costs adds 72f8a9244a64 [X86][Costmodel] Load/store i16 Stride=3 VF=8 interleaving costs adds 3cbc0a07f92b [X86][Costmodel] Load/store i16 Stride=3 VF=16 interleaving costs adds 67f1ee2e38e8 [X86][Costmodel] Load/store i16 Stride=3 VF=32 interleaving costs adds dec2257f354d [openmp] Fix a typo in a test REQUIRES line adds 5ddf49b90668 [AttrBuilder] Make handling of int attribtues more generifc (NFC) adds f39978b84f1d [SCEV] Correctly propagate nowrap flags across scopes when [...] adds d02db32644b7 [SCEV] Use full logic when infering flags on add and gep adds 35ab211c3753 [SCEV] Use trivial bound on defining scope of all SCEVs wh [...] adds 5f7a5353301b [SCEV] Cap the number of instructions scanned when infering flags adds 601168e42037 [lldb] Refactor variable parsing adds b06df223826e [clangd] Follow-up on rGdea48079b90d adds 32a7d6051633 [mli][linalg] Change tensor size in unit test (NFC). adds 71ad0f9d4e5b [LLDB] Skip TestClangREPL.py on Arm/AArch64 Linux adds 0873b9bef4e0 [openmp] [elf_common] Fix linking against LLVM dylib adds a9bceb2b059d [APInt] Stop using soft-deprecated constructors and method [...] adds d933adeaca7b [APInt] Stop using soft-deprecated constructors and method [...] adds 28388645a39e [NFC] Simple tidy-up in LoopVectorizationCostModel::select [...] adds 4288b6520a8e [LoopBoundSplit] Use SCEVAddRecExpr instead of SCEV for Ad [...] adds c7bd6435993f [libFuzzer] Use octal instead of hex escape sequences in P [...] adds ed9e52f3af4e [mlir][python] Usability improvements for Python bindings adds 3a3a09f65412 [mlir][python] Provide more convenient wrappers for std.Co [...] adds 255a690971cb [mlir][python] Provide more convenient constructors for st [...] adds 39f3f7c08fb6 [ELF][test] Fix several LLD ICF tests adds d023298b61b3 [MLIR] Fix unused tablegen template arg warnings adds 14bcd8bfdae9 [X86] Add tests for enabling slow-mulld on AVX2 targets adds 45f9795085ee [lldb] [test] Terminate "process connect" connections via kill adds 566690b067c8 [APFloat] Remove BitWidth argument from getAllOnesValue adds fab634b4e2a5 [mlir] Tighten strided layout specification. adds c95584cd7421 [APFloat] Common up some assertions. NFC. adds 4fc2f4979cf5 [PowerPC] Fix __builtin_ppc_load2r to return short instead [...] adds 3e93fcdfc893 [X86][Costmodel] Load/store i32/f32 Stride=3 VF=2 interlea [...] adds a93411c3afc7 [X86][Costmodel] Load/store i32/f32 Stride=3 VF=4 interlea [...] adds 198aa84973e6 [X86][Costmodel] Load/store i32/f32 Stride=3 VF=8 interlea [...] adds 4ca5bc07af06 [X86][Costmodel] Load/store i32/f32 Stride=3 VF=16 interle [...] adds d3bbe781ea8e [X86][Costmodel] Load/store i64/f64 Stride=3 VF=2 interlea [...] adds eb9a694c1744 [X86][Costmodel] Load/store i64/f64 Stride=3 VF=4 interlea [...] adds ede0611e792c [X86][Costmodel] Load/store i64/f64 Stride=3 VF=8 interlea [...] adds cef0a693b637 [X86][Costmodel] Load/store i64/f64 Stride=3 VF=16 interle [...] adds e77959cba777 [lldb] Add unit tests for Terminal API adds fd9bc13803ee [lldb] Fix a stray array access in Editline adds bf30c48419d8 [X86] SimplifyDemandedVectorEltsForTargetNode - simplify P [...] adds f074a6a04193 [OpenMP] Add options to change Attributor max iterations i [...] adds 7f84fa4ad41a [TargetLibraryInfo] Refactor size_t checks in isValidProto [...] adds 99ec54853047 [AArch64] Test for Store Pair Suppress under minsize. adds 92ac146bb99c [demangle] Add a unittest for _Float16 demangling. NFC adds bfc8f9e9b0bd [clang] Fix computation of number of dependencies using Op [...] adds a90d57b6cc5f [clangd] Improve PopulateSwitch tweak adds 6bc9a767390a [libc++][NFC] Qualify usage of nullptr_t in the format tests adds 8692d07e5811 [llvm-objdump] Fix common symbol output on 32 bit platforms adds f38cbd785985 [NFC][X86][LV] Add costmodel test coverage for interleaved [...] adds 6bba2bd76896 [NFC][X86][Codegen] Add test coverage for interleaved i32 [...] adds b8c7d5229c15 [NFC][X86][LV] Add costmodel test coverage for interleaved [...] adds c63a9a79afdd [NFC][X86][Codegen] Add test coverage for interleaved i64 [...] adds 811b1736d91b [analyzer] Add InvalidPtrChecker adds 72abda418e38 [gn build] Port 811b1736d91b adds c0824a7044f2 [libc++][NFC] Qualify nullptr_t in test adds 933e2469a2a8 [PowerPC][NFC] Remove reg name option in int128 test adds e6e29831ddf8 [IR] Migrate from getNumArgOperands to arg_size (NFC) adds f3091831f444 [lld] Use checkError more adds 3fe771bf02d0 [LLDB] Fix objc_clsopt_v16_t struct adds 1e4cfe5e4f21 [mlir][SPIRVToLLVM] Propagate location attribute from spv. [...] adds df1f03280c4f [SimpleLoopUnswitch] Allow threshold to be specified zero [...] adds 67acc772d094 [NFC] Fix build failure in ScopDetection adds 33c526416058 [flang][NFC] Fix first line of magic-numbers.h adds 0061e681a329 [flang] Better error recovery for missing THEN in ELSE IF adds c788bea24355 libc++: document in the release notes that a C++20 compile [...] adds 6fcb857746c1 [lldb][import-std-module] Prefer the non-module diagnostic [...] adds 30dc53db36bc [AArch64] Disable AArch64StorePairSuppress under optsize adds 2e9345311499 [libc++][NFC] Remove header name from <version> adds 83bc88174edd [libc++][NFC] Fix include guard for some detail header adds 770c57898e12 [FPEnv][InstSimplify] Prepush more tests for D106362. adds c4dd0fe4b370 [NFC][X86][LV] Add costmodel test coverage for interleaved [...] adds 1f4d364ed864 [NFC][X86][Codegen] Add test coverage for interleaved i32 [...] adds dee4d699b27d [NFC][X86][LV] Add costmodel test coverage for interleaved [...] adds b4218a1451d3 [NFC][X86][Codegen] Add test coverage for interleaved i64 [...] adds 83539d73f987 Fix msan/tests/msan_test.cpp due to -Wbitwise-instead-of-logical adds 019041bec324 [GlobalISel][IRTranslator] Emit trap intrinsic for "unreachable" adds bd2c6e52bb9c [InstCombine] add tests for extractelt of bitcasted scalar; NFC adds 6a2a84c253bc [InstCombine] add helper for "is desirable int type"; NFC adds 90da0b9a5a53 [GlobalISel] Support vectors in LegalizerHelper::narrowScalarMul adds 922863e75f10 Add core papers added in the October 2021 WG21 plenary adds e8477045f6d8 [X86][SLM] Fix BSR/BSF port usage adds 1e96c4b50831 [fir][NFC] Fix couple of clang-tidy warnings adds 45395775c1a5 [libc++] Disable the Apple system -fno-exceptions CI that [...] adds dc4d94e620a9 [fir] add fir.array_modify op adds 8b3d944a97cc [PowerPC] Disable vector types when not supported by subta [...] adds dafcbfdaa0cd [GlobalISel] Widen G_EXTRACT_VECTOR_ELT using anyext inste [...] adds 56e72a40c198 Update `DynTypedNode` to support the conversion of `TypeLoc`s. adds 24688f8fdfb6 Revert "[GlobalISel] Support vectors in LegalizerHelper::n [...] adds 01d696e56354 [mlir] rename the "packing" flag of linalg.pad_tensor to "nofold" adds 8bde5e58c02c Delay outgoing register assignments to last. adds 9dd3965e96d1 [flang] Added tests for intrinsic function 'team_number()' adds 83289665200b [PowerPC] Fix to guard fetch and cas 64-bit builtin versions adds 30001af84ec5 [BasicAA] Ignore CanBeFreed in minimal extent reasoning adds 993555beb8ff [compiler-rt][scudo] Check for failing prctl call adds a4bccf7afdd0 [mlir][doc] fix typos. adds 0f0e31cf511d Update inline builtin handling to honor gnu inline attribute adds bb69f1dcf900 [test] Precommit test about hoisting invariant loads from globals adds 6f80339b18da [libc][NFC] Add supporting class for atof implementation adds 8480063f25b8 [clang][Fuchsia] Re-enable compiler-rt tests in runtimes build adds 7f28b4d5b7a5 [LICM] Bail if checking a global/constant for invariant.start adds 256828689231 [clang] Don't use the AST to display backend diagnostics adds e2b838dd9132 [DebugInfo][InstrRef] Accept landingpad block arguments adds f800560ff1cb [libc++] Rename the 'libc++' Lit feature to 'llvm-libc++' adds d95cd81141a4 Revert "[GlobalISel][IRTranslator] Emit trap intrinsic for [...] adds 7a53dc811497 [NFC] Add more comments about not using make_unique to pas [...] adds 95f824ad7c2d Revert "[clang][Fuchsia] Re-enable compiler-rt tests in ru [...] adds f63dafebf4e9 [flang] runtime: fix formatted real input regression w/ spaces adds 758ea6c03e46 [RISCV] Add riscv64 command line to hoist-global-addr-base [...] adds c0039de2953d [Object][WebAssemlby] Report function types (signatures). NFC adds c93bc508ee44 Revert "Revert "[GlobalISel][IRTranslator] Emit trap intri [...] adds 18e63289358f [flang] Remove incorrect unit test adds fb29d812e4a5 [CSSPGO] Rename the field of SampleContextFrame adds 46cf7d75d90a [llvm-profgen] Add duplication factor for line-number base [...] adds 31a5cb3292e1 [llvm-profgen] Filter out invalid debug line adds cfef1803dd83 [GlobalISel] Port over the SelectionDAG stack protector co [...] adds e66121b68edd [gn build] Port cfef1803dd83 adds 65c284a7be03 [ELF][test][NFC] Make a test standard compliant adds 81fb640f83b6 [clang-repl] Allow loading of plugins in clang-repl. adds 3e9d04f7e422 Revert "[clang-repl] Allow loading of plugins in clang-repl." adds 93c1b3caf052 [lldb] Remove some anonymous namespaces adds 0bd4365445e6 [LiveIntervals] Fix verification of early-clobbered segments adds 3fe475367c46 [AArch64][GlobalISel] Legalize G_VECREDUCE_AND. adds c2eff3d5b931 [fir] Split FIROptimizer lib into several smaller libraries adds a785e5c3958e [runtimes] Set a default value for LLVM_LIT_ARGS adds a8d15a926689 [libcxx] Don't autodetect pthreads on MinGW adds 204d56394845 [libcxx] [test] Move a missed test to ctime.timespec.compi [...] adds 4e91035387fa [Support] Trim #include after b06df22 adds bc02a3d4281c Revert "[fir] Split FIROptimizer lib into several smaller [...] adds 8096759519f2 [mlir][Linalg] NFC - Add support to specify that a tensor [...] adds ca5be065c4c6 Revert "[lldb] Refactor variable parsing" adds c02a8cdda873 [fir] Split FIROptimizer lib into several smaller libraries adds e86d45ec0097 [AMDGPU] Pre-commit test for D111126 (NFC) adds 4755fb2e187d Revert "[fir] Split FIROptimizer lib into several smaller [...] adds 5f65ee260d78 AArch64+GISel: legalize vector remainder operations. adds 10b93a5decea [AArch64] Make speculation-hardening-sls.ll x16 test more robust adds 519663bebaf1 [MLIR] Add an option to disable `maxIterations` in greedy [...] adds ffaaa9b05c59 [ARM] Reset speculation-hardening-sls.ll test checks. adds 0a031f5c8806 [GlobalISel] Simplify narrowScalarMul. NFC. adds e463b69736da [Support] Change fatal_error_handler_t to take a const cha [...] adds 9ce4f372067c [AMDGPU][GlobalISel] Fix legalization of G_UMULH adds d009f6e51cae [mlir] Convert ConstShapeOp to a static tensor type. adds 1896fb2cfffc [SelectionDAG] Assume that a GlobalAlias may alias other g [...] adds 8ed0e6b2cf94 [SelectionDAG] Replace error prone index check in BaseInde [...] adds 3334b9d70bc8 [ELF][test] Enhance relative dynamic relocation tests adds 214054f78a4e [lldb] Move DynamicRegisterInfo to public Target library adds 8b2d6fd6cb24 [gn build] Port 214054f78a4e adds 471b25e217e6 [Test] Add test showing profitable peeling opportunity adds bcefea80a40e [clang][ASTImporter] Add import of thread safety attributes. adds 02895eede1a9 [llvm-cxxfilt][NFC] Fix test for running in Windows cmd adds 1549be3e820f Silence an implicit conversion warning on the bit shift re [...] adds af9dce18bfdb [mlir][Linalg] Allow operand-less scf::ExecuteRegionOp to [...] adds 40e00063bcb7 [GlobalISel] Combine fabs(fneg(x)) to fabs(x) adds cdfc678572d6 [SCCPSolver] Fix use-after-free in markArgInFuncSpecialization adds b5a11a991e17 [fir] Split FIROptimizer lib into several smaller libraries adds 424733c12aac Implement if consteval (P1938) adds aa4f4d18e85d consteval if is now fully supported adds cf818b55e79e [lldb][NFC] Remove unnecessary include in cpp/const_this test adds e826db624040 [mlir][linalg] Move generalization pattern to Transforms (NFC). adds 8737c74fab3a [PowerPC][MMA] Allow MMA builtin types in pre-P10 compilat [...] adds e265644b3244 [DebugInfo][InstrRef] Track all of DBG_PHIs operands adds f4f9ad0f5d8e Reland "[clang-repl] Allow loading of plugins in clang-repl." adds a0ed71ff293b tsan: make cur_thread_init return cur_thread adds f65458df32f7 [PHIElimination] Update LiveVariables after handling an un [...] adds 070b0af9b813 [mlir][spirv] Fix path in define_enum.sh script adds c483140f3ce2 tsan: improve detection of stack/tls races adds 83e074a0c652 [mlir] Add an 'cppNamespace' field to availability adds 80a645630660 [RISCV] Update to vlm.v and vsm.v according to v1.0-rc1. adds 095c48fdf3d2 [AMDGPU] Use "hostcall" module flag instead of searching f [...] adds b6234c1edffc [X86][Costmodel] Load/store i32/f32 Stride=4 VF=2 interlea [...] adds 3c2e22b79548 [X86][Costmodel] Load/store i32/f32 Stride=4 VF=4 interlea [...] adds 4aee1e5b93e7 [X86][Costmodel] Load/store i32/f32 Stride=4 VF=8 interlea [...] adds 7d91037fd2f7 [X86][Costmodel] Load/store i32/f32 Stride=4 VF=16 interle [...] adds dcc2b0d9336c [X86][Costmodel] Load/store i64/f64 Stride=4 VF=2 interlea [...] adds 000ce0bfd52b [X86][Costmodel] Load/store i64/f64 Stride=4 VF=4 interlea [...] adds c800119c46fb [X86][Costmodel] Load/store i64/f64 Stride=4 VF=8 interlea [...] adds 764fd5f463e4 [X86][Costmodel] Load/store i32/f32 Stride=6 VF=2 interlea [...] adds d51532d8aad5 [X86][Costmodel] Load/store i32/f32 Stride=6 VF=4 interlea [...] adds 2996a2b50fe3 [X86][Costmodel] Load/store i32/f32 Stride=6 VF=8 interlea [...] adds 79d6d12d9585 [X86][Costmodel] Load/store i32/f32 Stride=6 VF=16 interle [...] adds 3960693048a0 [X86][Costmodel] Load/store i64/f64 Stride=6 VF=2 interlea [...] adds e2784c5d8cf6 [X86][Costmodel] Load/store i64/f64 Stride=6 VF=4 interlea [...] adds 3f9b235482a0 [X86][Costmodel] Load/store i64/f64 Stride=6 VF=8 interlea [...] adds fe2b2cb58ebb Add .cmt and .cmti files for OCaml bindings new 0ad9013fcd05 [libc++][test] Remove unused macro in is_constructible.pas [...] new 79bf032fe103 [lldb testing] Avoid subtle terminfo behavioral differences new 2ac199993764 [AArch64][SVE] Propagate math flags from intrinsics to ins [...] new be26e6ff737d [AArch64][SVE] Remove redundant PTEST following PNEXT/PFIRST new c6c13c58eebd [SystemZ] Implement memcpy of variable length with MVC. new de5b16d8ca2d Revert "Revert "Revert "[GlobalISel][IRTranslator] Emit tr [...] new 3081de8c72fc [llvm] Migrate from getNumArgOperands to arg_size (NFC) new 6831c1d8689b [clangd] Include refs of base method in refs for derived method. new cc697fc292b0 [APInt] Make insertBits and concat work with zero width APInts. new 9503ad3b533c [clang] FatalErrorHandler.cpp - add explicit <stdio.h> include new 3ca232feb352 [TableGen] CodeEmitterGen - emit report_fatal_error(const [...] new d67935ed8e78 [Support] Update SmallVector report_fatal_error calls to u [...] new c117d77e937f [ConstantFold] Refactor load folding new ebfcd06d4222 [clangd] IncludeCleaner: Mark used headers new 8f55fdf26cd9 [MacroFusion] Expose useful static methods. NFC. new 32ab79ebc496 [clang-tidy] Fix add_new_check.py to generate correct list [...] new 64eaffb613d0 [APInt] Fix type limits warning (NFC) new 7a4e9a0c7366 [SystemZ] Implement memcmp of variable length with CLC. new 16b8f4ddae1c [mlir][sparse] add a "release" operation to sparse tensor dialect new 200edc152b02 [NFC][X86][LV] Add basic costmodel test coverage for not-f [...] new bebe702dbe8c [SLP]Detect reused scalars in all possible gathers for bet [...] new b983783d2e58 [MLIR][linalg] Preserve location during elementwise fusion new 0c14e279c729 [clangd] Revert unwanted change from D108194 new 24c615fa6b6b [InstrProfData] Bump the raw profile version to 8 new 0f3254b29f37 [lldb] Improve help for platform put-file

The 25 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: clang-tools-extra/clang-tidy/add_new_check.py | 8 +- .../clang-tidy/bugprone/StringConstructorCheck.cpp | 2 +- clang-tools-extra/clangd/CodeComplete.cpp | 4 +- clang-tools-extra/clangd/Headers.cpp | 29 +- clang-tools-extra/clangd/Headers.h | 70 +- clang-tools-extra/clangd/IncludeCleaner.cpp | 89 + clang-tools-extra/clangd/IncludeCleaner.h | 17 + clang-tools-extra/clangd/ParsedAST.cpp | 3 +- clang-tools-extra/clangd/Preamble.cpp | 4 +- clang-tools-extra/clangd/XRefs.cpp | 12 +- .../clangd/refactor/tweaks/PopulateSwitch.cpp | 23 +- .../clangd/unittests/HeadersTests.cpp | 10 +- .../clangd/unittests/IncludeCleanerTests.cpp | 36 + .../clangd/unittests/ParsedASTTests.cpp | 8 +- .../clangd/unittests/PreambleTests.cpp | 2 +- clang-tools-extra/clangd/unittests/XRefsTests.cpp | 18 +- .../unittests/tweaks/PopulateSwitchTests.cpp | 34 + clang/docs/ClangFormatStyleOptions.rst | 6 +- clang/docs/ClangFormattedStatus.rst | 2002 ++--- clang/docs/analyzer/checkers.rst | 57 +- clang/docs/tools/clang-formatted-files.txt | 7925 ++++++++++++++++++++ clang/docs/tools/generate_formatted_state.py | 23 +- clang/include/clang/AST/ASTTypeTraits.h | 39 +- clang/include/clang/AST/Stmt.h | 51 +- clang/include/clang/Basic/BuiltinsPPC.def | 2 +- .../include/clang/Basic/DiagnosticFrontendKinds.td | 2 +- clang/include/clang/Basic/DiagnosticGroups.td | 3 +- clang/include/clang/Basic/DiagnosticParseKinds.td | 7 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 26 +- clang/include/clang/Basic/Specifiers.h | 9 + clang/include/clang/Basic/riscv_vector.td | 12 +- clang/include/clang/Format/Format.h | 6 +- clang/include/clang/Frontend/CompilerInstance.h | 3 + clang/include/clang/Sema/Sema.h | 46 +- .../clang/StaticAnalyzer/Checkers/Checkers.td | 9 + clang/lib/AST/ASTContext.cpp | 5 +- clang/lib/AST/ASTImporter.cpp | 170 +- clang/lib/AST/ASTTypeTraits.cpp | 14 + clang/lib/AST/Decl.cpp | 3 +- clang/lib/AST/ExprConstant.cpp | 11 +- clang/lib/AST/Interp/ByteCodeStmtGen.cpp | 6 + clang/lib/AST/JSONNodeDumper.cpp | 2 + clang/lib/AST/OpenMPClause.cpp | 5 +- clang/lib/AST/Stmt.cpp | 12 +- clang/lib/AST/StmtPrinter.cpp | 16 + clang/lib/AST/TextNodeDumper.cpp | 8 + clang/lib/AST/Type.cpp | 4 +- clang/lib/Analysis/BodyFarm.cpp | 9 +- clang/lib/Analysis/CFG.cpp | 6 +- clang/lib/CodeGen/CGBuiltin.cpp | 6 + clang/lib/CodeGen/CGExpr.cpp | 33 +- clang/lib/CodeGen/CGExprScalar.cpp | 2 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 7 +- clang/lib/CodeGen/CGStmt.cpp | 11 + clang/lib/CodeGen/CodeGenAction.cpp | 59 +- clang/lib/CodeGen/CodeGenFunction.cpp | 21 +- clang/lib/CodeGen/CodeGenPGO.cpp | 8 + clang/lib/Driver/ToolChains/AIX.cpp | 5 +- clang/lib/Format/UnwrappedLineParser.cpp | 11 + clang/lib/Frontend/CompilerInstance.cpp | 22 + clang/lib/Frontend/InitPreprocessor.cpp | 1 + .../lib/FrontendTool/ExecuteCompilerInvocation.cpp | 19 +- clang/lib/Headers/altivec.h | 14 +- clang/lib/Interpreter/IncrementalParser.cpp | 2 + clang/lib/Lex/LiteralSupport.cpp | 2 +- clang/lib/Lex/PPExpressions.cpp | 4 +- clang/lib/Parse/ParseStmt.cpp | 92 +- clang/lib/Sema/DeclSpec.cpp | 22 +- clang/lib/Sema/JumpDiagnostics.cpp | 14 +- clang/lib/Sema/Sema.cpp | 5 +- clang/lib/Sema/SemaChecking.cpp | 59 +- clang/lib/Sema/SemaDeclCXX.cpp | 6 +- clang/lib/Sema/SemaExpr.cpp | 13 +- clang/lib/Sema/SemaExprMember.cpp | 1 + clang/lib/Sema/SemaLambda.cpp | 3 +- clang/lib/Sema/SemaOpenMP.cpp | 5 +- clang/lib/Sema/SemaStmt.cpp | 54 +- clang/lib/Sema/TreeTransform.h | 25 +- clang/lib/Serialization/ASTReaderStmt.cpp | 8 +- clang/lib/Serialization/ASTWriterStmt.cpp | 3 +- clang/lib/StaticAnalyzer/Checkers/CMakeLists.txt | 1 + .../Checkers/LocalizationChecker.cpp | 5 +- .../Checkers/cert/InvalidPtrChecker.cpp | 279 + clang/lib/StaticAnalyzer/Core/MemRegion.cpp | 2 +- .../StaticAnalyzer/Core/RangeConstraintManager.cpp | 2 +- .../lib/StaticAnalyzer/Core/SimpleSValBuilder.cpp | 6 +- clang/test/AST/Interp/if_consteval.cpp | 28 + clang/test/AST/ast-dump-if-json.cpp | 196 +- clang/test/AST/ast-dump-ppc-types.c | 21 +- clang/test/AST/ast-dump-stmt.cpp | 16 +- clang/test/Analysis/cert/env31-c.c | 73 + clang/test/Analysis/cert/env34-c-cert-examples.c | 101 + clang/test/Analysis/cert/env34-c.c | 331 + .../test/CXX/stmt.stmt/stmt.select/stmt.if/p4.cpp | 158 + .../RISCV/rvv-intrinsics-overloaded/vaadd.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vadc.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vadd.c | 176 + .../RISCV/rvv-intrinsics-overloaded/vamoadd.c | 140 - .../RISCV/rvv-intrinsics-overloaded/vamoand.c | 140 - .../RISCV/rvv-intrinsics-overloaded/vamomax.c | 140 - .../RISCV/rvv-intrinsics-overloaded/vamomin.c | 140 - .../RISCV/rvv-intrinsics-overloaded/vamoor.c | 140 - .../RISCV/rvv-intrinsics-overloaded/vamoswap.c | 210 - .../RISCV/rvv-intrinsics-overloaded/vamoxor.c | 140 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vand.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vasub.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vdiv.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vfabs.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfadd.c | 29 + .../RISCV/rvv-intrinsics-overloaded/vfclass.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfcvt.c | 54 - .../RISCV/rvv-intrinsics-overloaded/vfdiv.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfirst.c | 14 - .../RISCV/rvv-intrinsics-overloaded/vfmacc.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfmadd.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfmax.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfmerge.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfmin.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfmsac.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfmsub.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfmul.c | 18 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vfmv.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfncvt.c | 52 - .../RISCV/rvv-intrinsics-overloaded/vfneg.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfnmacc.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfnmadd.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfnmsac.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfnmsub.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfrdiv.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfrec7.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfredmax.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfredmin.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfredsum.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vfrsqrt7.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfrsub.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfsgnj.c | 54 - .../RISCV/rvv-intrinsics-overloaded/vfslide1down.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfslide1up.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfsqrt.c | 9 - .../RISCV/rvv-intrinsics-overloaded/vfsub.c | 18 - .../RISCV/rvv-intrinsics-overloaded/vfwadd.c | 16 - .../RISCV/rvv-intrinsics-overloaded/vfwcvt.c | 38 - .../RISCV/rvv-intrinsics-overloaded/vfwmacc.c | 16 - .../RISCV/rvv-intrinsics-overloaded/vfwmsac.c | 16 - .../RISCV/rvv-intrinsics-overloaded/vfwmul.c | 8 - .../RISCV/rvv-intrinsics-overloaded/vfwnmacc.c | 16 - .../RISCV/rvv-intrinsics-overloaded/vfwnmsac.c | 16 - .../RISCV/rvv-intrinsics-overloaded/vfwredsum.c | 20 - .../RISCV/rvv-intrinsics-overloaded/vfwsub.c | 16 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vid.c | 22 - .../RISCV/rvv-intrinsics-overloaded/viota.c | 22 - .../RISCV/rvv-intrinsics-overloaded/vloxei.c | 191 - .../RISCV/rvv-intrinsics-overloaded/vluxei.c | 191 - .../RISCV/rvv-intrinsics-overloaded/vmacc.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmadc.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmadd.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmand.c | 14 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmax.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vmerge.c | 97 - .../RISCV/rvv-intrinsics-overloaded/vmfeq.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vmfge.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vmfgt.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vmfle.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vmflt.c | 36 - .../RISCV/rvv-intrinsics-overloaded/vmfne.c | 36 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmin.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmmv.c | 7 - .../RISCV/rvv-intrinsics-overloaded/vmnand.c | 7 - .../RISCV/rvv-intrinsics-overloaded/vmnor.c | 7 - .../RISCV/rvv-intrinsics-overloaded/vmnot.c | 7 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmor.c | 14 - .../RISCV/rvv-intrinsics-overloaded/vmsbc.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmsbf.c | 14 - .../RISCV/rvv-intrinsics-overloaded/vmseq.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmsge.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmsgt.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmsif.c | 14 - .../RISCV/rvv-intrinsics-overloaded/vmsle.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmslt.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmsne.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vmsof.c | 14 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmul.c | 220 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vmv.c | 141 - .../RISCV/rvv-intrinsics-overloaded/vmxnor.c | 7 - .../RISCV/rvv-intrinsics-overloaded/vmxor.c | 7 - .../RISCV/rvv-intrinsics-overloaded/vnclip.c | 60 - .../RISCV/rvv-intrinsics-overloaded/vncvt.c | 30 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vneg.c | 22 - .../RISCV/rvv-intrinsics-overloaded/vnmsac.c | 176 - .../RISCV/rvv-intrinsics-overloaded/vnmsub.c | 176 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vnot.c | 44 - .../RISCV/rvv-intrinsics-overloaded/vnsra.c | 30 - .../RISCV/rvv-intrinsics-overloaded/vnsrl.c | 30 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vor.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vpopc.c | 14 - .../RISCV/rvv-intrinsics-overloaded/vredand.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vredmax.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vredmin.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vredor.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vredsum.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vredxor.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vrem.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vrgather.c | 157 - .../RISCV/rvv-intrinsics-overloaded/vrsub.c | 44 - .../RISCV/rvv-intrinsics-overloaded/vsadd.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsbc.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vse.c | 56 +- .../RISCV/rvv-intrinsics-overloaded/vsext.c | 28 - .../RISCV/rvv-intrinsics-overloaded/vslide1down.c | 44 - .../RISCV/rvv-intrinsics-overloaded/vslide1up.c | 44 - .../RISCV/rvv-intrinsics-overloaded/vslidedown.c | 106 - .../RISCV/rvv-intrinsics-overloaded/vslideup.c | 106 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsll.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vsmul.c | 44 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsra.c | 44 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsrl.c | 44 - .../RISCV/rvv-intrinsics-overloaded/vssra.c | 44 - .../RISCV/rvv-intrinsics-overloaded/vssrl.c | 44 - .../RISCV/rvv-intrinsics-overloaded/vssub.c | 88 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vsub.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vwadd.c | 120 - .../RISCV/rvv-intrinsics-overloaded/vwcvt.c | 30 - .../RISCV/rvv-intrinsics-overloaded/vwmacc.c | 210 - .../RISCV/rvv-intrinsics-overloaded/vwmul.c | 90 - .../RISCV/rvv-intrinsics-overloaded/vwredsum.c | 72 - .../RISCV/rvv-intrinsics-overloaded/vwsub.c | 120 - .../CodeGen/RISCV/rvv-intrinsics-overloaded/vxor.c | 88 - .../RISCV/rvv-intrinsics-overloaded/vzext.c | 28 - clang/test/CodeGen/RISCV/rvv-intrinsics/vle.c | 69 + clang/test/CodeGen/RISCV/rvv-intrinsics/vse.c | 56 +- clang/test/CodeGen/builtins-ppc-int128.c | 40 + clang/test/CodeGen/builtins-ppc-vsx.c | 29 - clang/test/CodeGen/builtins-ppc-xlcompat-error.c | 19 + .../builtins-ppc-xlcompat-load-store-reversed.c | 2 +- clang/test/CodeGen/memcmp-inline-builtin-to-asm.c | 36 + .../test/CodeGen/memcpy-inline-builtin-no-extern.c | 29 + clang/test/CodeGen/memcpy-inline-builtin.c | 34 +- clang/test/CodeGen/memcpy-nobuiltin.c | 4 +- clang/test/CodeGen/memcpy-nobuiltin.inc | 4 +- clang/test/CodeGen/ppc-mma-types.c | 6 +- clang/test/CodeGen/pr9614.c | 4 +- clang/test/CodeGenCXX/cxx2b-consteval-if.cpp | 28 + clang/test/CodeGenCXX/ppc-mangle-mma-types.cpp | 6 +- clang/test/Driver/aix-ld.c | 55 + clang/test/Frontend/backend-diagnostic.c | 6 +- clang/test/Interpreter/plugins.cpp | 14 + .../backend-stack-frame-diagnostics-fallback.cpp | 2 +- .../test/Misc/backend-stack-frame-diagnostics.cpp | 8 +- clang/test/Misc/warning-wall.c | 1 + clang/test/OpenMP/depend_iterator_bug.c | 26 + clang/test/OpenMP/task_codegen.c | 8 +- clang/test/Parser/altivec-bool-128.c | 4 +- clang/test/Parser/altivec.c | 37 +- clang/test/Parser/cxx-altivec-bool-128.cpp | 22 +- clang/test/Parser/cxx-altivec.cpp | 39 +- clang/test/Sema/altivec-generic-overload.c | 32 +- clang/test/Sema/builtins-ppc.c | 5 + clang/test/Sema/ppc-mma-builtins.c | 33 + clang/test/Sema/ppc-paired-vector-builtins.c | 28 + clang/test/Sema/warn-bitwise-and-bool.c | 63 + clang/test/Sema/warn-bitwise-or-bool.c | 63 + clang/tools/clang-format/ClangFormat.cpp | 21 +- clang/tools/clang-repl/CMakeLists.txt | 6 + clang/tools/clang-repl/ClangRepl.cpp | 5 +- clang/tools/driver/cc1_main.cpp | 2 +- clang/tools/driver/cc1as_main.cpp | 2 +- clang/tools/libclang/FatalErrorHandler.cpp | 5 +- clang/unittests/AST/ASTImporterTest.cpp | 166 + clang/unittests/AST/ASTTypeTraitsTest.cpp | 36 + clang/unittests/Format/FormatTest.cpp | 72 + clang/www/cxx_status.html | 49 +- compiler-rt/cmake/config-ix.cmake | 6 - compiler-rt/include/profile/InstrProfData.inc | 2 +- compiler-rt/lib/fuzzer/FuzzerIO.cpp | 8 + compiler-rt/lib/fuzzer/FuzzerIO.h | 4 + compiler-rt/lib/fuzzer/FuzzerUtil.cpp | 2 +- compiler-rt/lib/fuzzer/tests/FuzzerUnittest.cpp | 36 + compiler-rt/lib/msan/tests/msan_test.cpp | 2 +- compiler-rt/lib/profile/InstrProfilingFile.c | 5 +- compiler-rt/lib/scudo/standalone/memtag.h | 7 +- compiler-rt/lib/tsan/CMakeLists.txt | 27 +- compiler-rt/lib/tsan/rtl/tsan_interceptors.h | 6 +- .../lib/tsan/rtl/tsan_interceptors_posix.cpp | 13 +- compiler-rt/lib/tsan/rtl/tsan_interface.cpp | 5 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 3 +- compiler-rt/lib/tsan/rtl/tsan_rtl.h | 9 +- compiler-rt/test/tsan/CMakeLists.txt | 31 - compiler-rt/test/tsan/stress.cpp | 2 +- compiler-rt/test/tsan/tls_race3.cpp | 35 - flang/docs/Intrinsics.md | 2 +- flang/include/flang/Optimizer/Dialect/FIROps.td | 80 +- flang/include/flang/Optimizer/Support/FIRContext.h | 2 +- .../flang/Optimizer/Support/InternalNames.h | 4 +- flang/include/flang/Runtime/magic-numbers.h | 3 +- flang/lib/Evaluate/check-expression.cpp | 2 +- flang/lib/Lower/CMakeLists.txt | 8 +- flang/lib/Optimizer/CMakeLists.txt | 38 +- flang/lib/Optimizer/CodeGen/CMakeLists.txt | 22 + flang/lib/Optimizer/Dialect/CMakeLists.txt | 21 + flang/lib/Optimizer/Dialect/FIROps.cpp | 30 + flang/lib/Optimizer/Support/CMakeLists.txt | 18 + flang/lib/Optimizer/Support/FIRContext.cpp | 4 +- flang/lib/Optimizer/Support/InternalNames.cpp | 10 +- flang/lib/Optimizer/Support/KindMapping.cpp | 4 +- flang/lib/Optimizer/Transforms/CMakeLists.txt | 16 + flang/lib/Parser/executable-parsers.cpp | 2 +- flang/lib/Semantics/check-directive-structure.h | 44 +- flang/runtime/edit-input.cpp | 3 +- flang/test/Fir/fir-ops.fir | 10 + flang/test/Fir/invalid.fir | 14 + flang/test/Parser/elseif-then.f90 | 8 + flang/test/Semantics/omp-sections02.f90 | 137 + flang/test/Semantics/omp-sections03.f90 | 27 + flang/test/Semantics/omp-simd01.f90 | 52 +- flang/test/Semantics/team_number.f90 | 22 + flang/tools/fir-opt/CMakeLists.txt | 5 +- flang/tools/tco/CMakeLists.txt | 5 +- flang/unittests/CMakeLists.txt | 1 - flang/unittests/Evaluate/intrinsics.cpp | 28 + flang/unittests/Lower/CMakeLists.txt | 15 - flang/unittests/Optimizer/CMakeLists.txt | 5 +- flang/unittests/{Lower => Optimizer}/RTBuilder.cpp | 0 libc/src/__support/CMakeLists.txt | 8 + libc/src/__support/high_precision_decimal.h | 378 + libc/test/src/__support/CMakeLists.txt | 10 + .../src/__support/high_precision_decimal_test.cpp | 381 + libc/utils/mathtools/GenerateHPDConstants.py | 65 + .../std_format_spec_string_unicode.bench.cpp | 196 + libcxx/docs/ReleaseNotes.rst | 7 + libcxx/docs/Status/Cxx20Papers.csv | 2 +- libcxx/docs/Status/FormatIssues.csv | 8 +- libcxx/docs/Status/FormatPaper.csv | 15 +- libcxx/docs/TestingLibcxx.rst | 8 +- libcxx/include/__config | 3 +- libcxx/include/__format/parser_std_format_spec.h | 464 ++ libcxx/include/__memory/allocator_arg_t.h | 6 +- libcxx/include/__ranges/iota_view.h | 21 +- libcxx/include/__ranges/transform_view.h | 23 +- libcxx/include/version | 2 +- .../std_format_spec_string_non_unicode.pass.cpp | 110 + .../std_format_spec_string_unicode.pass.cpp | 270 + .../vector/vector.capacity/shrink_to_fit.pass.cpp | 2 +- .../support.runtime/ctime.pass.cpp | 6 - .../ctime.timespec.compile.pass.cpp | 4 + .../range.transform/iterator/compare.pass.cpp | 74 +- .../ranges/range.adaptors/range.transform/types.h | 8 - .../range.iota.view/iterator/compare.pass.cpp | 112 +- .../format.arg.store/class.pass.cpp | 3 +- .../meta.unary.prop/is_constructible.pass.cpp | 6 - .../utility/utility.intcmp/intcmp.fail.cpp | 3 +- libcxx/utils/ci/buildkite-pipeline.yml | 25 +- .../generate_feature_test_macro_components.py | 2 +- libcxx/utils/libcxx/test/params.py | 24 +- libcxxabi/src/demangle/Utility.h | 10 + lld/COFF/Driver.cpp | 16 +- lld/ELF/Driver.cpp | 11 +- lld/MachO/Driver.cpp | 9 +- lld/MachO/SyntheticSections.cpp | 96 +- lld/MachO/SyntheticSections.h | 18 +- lld/test/ELF/icf-non-mergeable.s | 5 +- lld/test/ELF/icf-none.s | 4 +- lld/test/ELF/icf3.s | 5 +- lld/test/ELF/icf4.s | 5 +- lld/test/ELF/icf5.s | 5 +- lld/test/ELF/icf6.s | 5 +- .../ELF/linkerscript/implicit-program-header.test | 8 +- lld/test/ELF/relative-dynamic-reloc-pie.s | 7 +- lld/test/ELF/relative-dynamic-reloc.s | 13 +- lld/wasm/InputFiles.cpp | 7 +- lld/wasm/InputFiles.h | 2 +- lldb/include/lldb/Host/Terminal.h | 2 +- .../lldb/Target}/DynamicRegisterInfo.h | 10 +- lldb/source/API/SBTarget.cpp | 6 +- lldb/source/Breakpoint/Breakpoint.cpp | 2 - lldb/source/Commands/CommandObjectPlatform.cpp | 13 +- lldb/source/Core/PluginManager.cpp | 31 +- lldb/source/Host/common/Editline.cpp | 2 +- lldb/source/Host/common/LockFileBase.cpp | 7 +- lldb/source/Host/common/Socket.cpp | 5 +- lldb/source/Host/common/TCPSocket.cpp | 4 +- lldb/source/Host/common/UDPSocket.cpp | 7 +- lldb/source/Host/common/XML.cpp | 5 +- lldb/source/Host/linux/HostInfoLinux.cpp | 4 +- lldb/source/Host/macosx/objcxx/HostThreadMacOSX.mm | 10 +- .../Host/posix/ConnectionFileDescriptorPosix.cpp | 7 +- lldb/source/Host/posix/DomainSocket.cpp | 11 +- lldb/source/Host/posix/HostProcessPosix.cpp | 4 +- lldb/source/Host/posix/LockFilePosix.cpp | 8 +- lldb/source/Host/posix/PipePosix.cpp | 9 +- lldb/source/Host/windows/Host.cpp | 12 +- lldb/source/Host/windows/HostThreadWindows.cpp | 4 +- lldb/source/Host/windows/LockFileWindows.cpp | 8 +- lldb/source/Host/windows/PipeWindows.cpp | 6 +- .../source/Host/windows/ProcessLauncherWindows.cpp | 8 +- .../source/Interpreter/OptionValuePathMappings.cpp | 3 +- lldb/source/Plugins/ABI/ARC/ABISysV_arc.cpp | 25 +- .../Clang/ClangExpressionDeclMap.cpp | 4 +- .../ExpressionParser/Clang/ClangUserExpression.cpp | 15 +- lldb/source/Plugins/Language/ObjC/NSDictionary.cpp | 8 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 1 + .../RenderScriptExpressionOpts.cpp | 6 +- .../RenderScriptx86ABIFixups.cpp | 24 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 47 +- .../Python/OperatingSystemPython.cpp | 1 - .../OperatingSystem/Python/OperatingSystemPython.h | 9 +- lldb/source/Plugins/Platform/Android/AdbClient.cpp | 32 +- .../Plugins/Process/Linux/NativeProcessLinux.cpp | 8 +- .../Linux/NativeRegisterContextLinux_ppc64le.cpp | 4 +- lldb/source/Plugins/Process/Utility/CMakeLists.txt | 1 - .../Process/Utility/RegisterContextMemory.cpp | 1 - .../Process/Utility/RegisterContextMemory.h | 7 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 2 +- lldb/source/Target/CMakeLists.txt | 1 + .../Utility => Target}/DynamicRegisterInfo.cpp | 3 +- .../import-std-module/module-build-errors/Makefile | 9 + .../TestStdModuleBuildErrors.py | 61 + .../{empty-module => module-build-errors}/main.cpp | 0 .../root/usr/include/c++/v1/algorithm | 18 + .../root/usr/include/c++/v1/module.modulemap | 0 .../root/usr/include/c++/v1/vector | 0 .../root/usr/include/stdio.h | 0 .../TestRetryWithStdModule.py | 10 - .../gdb_remote_client/TestProcessConnect.py | 12 +- .../functionalities/gdb_remote_client/TestPty.py | 6 +- lldb/test/API/lang/cpp/const_this/main.cpp | 2 - lldb/test/API/repl/clang/TestClangREPL.py | 1 + lldb/unittests/Host/CMakeLists.txt | 6 + lldb/unittests/Host/posix/TerminalTest.cpp | 114 + lldb/unittests/Process/Utility/CMakeLists.txt | 1 - lldb/unittests/Target/CMakeLists.txt | 1 + .../Utility => Target}/DynamicRegisterInfoTest.cpp | 3 +- llvm/cmake/modules/AddOCaml.cmake | 6 +- llvm/include/llvm/ADT/APFloat.h | 4 +- llvm/include/llvm/ADT/APInt.h | 6 +- llvm/include/llvm/Analysis/ScalarEvolution.h | 10 + llvm/include/llvm/Analysis/TargetLibraryInfo.h | 2 +- llvm/include/llvm/BinaryFormat/Wasm.h | 1 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 2 +- llvm/include/llvm/CodeGen/CodeGenCommonISel.h | 219 + .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 11 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 3 + .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 33 +- llvm/include/llvm/CodeGen/MacroFusion.h | 14 + .../llvm/DebugInfo/DWARF/DWARFDebugInfoEntry.h | 35 +- llvm/include/llvm/Demangle/Utility.h | 10 + .../ExecutionEngine/Orc/Shared/FDRawByteChannel.h | 79 - .../llvm/ExecutionEngine/Orc/Shared/RPCUtils.h | 1659 ---- .../ExecutionEngine/Orc/Shared/RawByteChannel.h | 183 - .../ExecutionEngine/Orc/Shared/Serialization.h | 769 -- llvm/include/llvm/IR/AbstractCallSite.h | 2 +- llvm/include/llvm/IR/Attributes.h | 32 +- llvm/include/llvm/IR/Constants.h | 2 +- llvm/include/llvm/IR/InstrTypes.h | 24 +- llvm/include/llvm/IR/Instructions.h | 6 +- llvm/include/llvm/IR/IntrinsicsPowerPC.td | 3 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 4 +- llvm/include/llvm/IR/Metadata.h | 25 + llvm/include/llvm/IR/PassManager.h | 2 - llvm/include/llvm/IR/PatternMatch.h | 4 +- llvm/include/llvm/Object/MachO.h | 38 - llvm/include/llvm/Object/Wasm.h | 1 - llvm/include/llvm/ProfileData/InstrProf.h | 1 + llvm/include/llvm/ProfileData/InstrProfData.inc | 2 +- llvm/include/llvm/ProfileData/SampleProf.h | 36 +- llvm/include/llvm/Support/ErrorHandling.h | 4 +- llvm/include/llvm/Support/FileSystem/UniqueID.h | 27 + llvm/include/llvm/Support/KnownBits.h | 6 +- llvm/include/llvm/Target/GlobalISel/Combine.td | 9 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 2 +- .../llvm/Transforms/Scalar/LoopPassManager.h | 11 +- llvm/include/llvm/module.modulemap | 14 - llvm/lib/Analysis/AliasAnalysis.cpp | 2 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 7 +- llvm/lib/Analysis/CmpInstAnalysis.cpp | 8 +- llvm/lib/Analysis/ConstantFolding.cpp | 204 +- llvm/lib/Analysis/InstructionSimplify.cpp | 16 +- llvm/lib/Analysis/LazyValueInfo.cpp | 7 +- llvm/lib/Analysis/ScalarEvolution.cpp | 132 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 73 +- llvm/lib/Analysis/ValueTracking.cpp | 35 +- llvm/lib/AsmParser/LLParser.cpp | 6 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 9 +- llvm/lib/CodeGen/CMakeLists.txt | 1 + llvm/lib/CodeGen/CodeGenCommonISel.cpp | 169 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 2 +- llvm/lib/CodeGen/DwarfEHPrepare.cpp | 5 + llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 34 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 21 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 181 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 21 +- llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 2 +- llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp | 2 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 3 +- .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 6 + llvm/lib/CodeGen/MachineFunction.cpp | 8 +- llvm/lib/CodeGen/MachineVerifier.cpp | 10 +- llvm/lib/CodeGen/MacroFusion.cpp | 6 +- llvm/lib/CodeGen/PHIElimination.cpp | 9 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 41 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 4 +- .../SelectionDAG/SelectionDAGAddressAnalysis.cpp | 29 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 37 +- .../lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 199 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 113 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 48 +- llvm/lib/CodeGen/StackProtector.cpp | 5 +- llvm/lib/CodeGen/TargetPassConfig.cpp | 2 +- llvm/lib/CodeGen/TwoAddressInstructionPass.cpp | 9 +- llvm/lib/CodeGen/TypePromotion.cpp | 6 +- llvm/lib/DebugInfo/DWARF/DWARFDebugInfoEntry.cpp | 4 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 168 +- llvm/lib/Demangle/RustDemangle.cpp | 176 +- llvm/lib/ExecutionEngine/Orc/Shared/CMakeLists.txt | 1 - llvm/lib/ExecutionEngine/Orc/Shared/RPCError.cpp | 58 - llvm/lib/IR/AbstractCallSite.cpp | 2 +- llvm/lib/IR/AsmWriter.cpp | 463 +- llvm/lib/IR/Attributes.cpp | 181 +- llvm/lib/IR/AutoUpgrade.cpp | 65 +- llvm/lib/IR/ConstantFold.cpp | 4 +- llvm/lib/IR/ConstantRange.cpp | 12 +- llvm/lib/IR/Constants.cpp | 9 +- llvm/lib/IR/Core.cpp | 2 +- llvm/lib/IR/Instruction.cpp | 12 +- llvm/lib/IR/Instructions.cpp | 8 +- llvm/lib/IR/IntrinsicInst.cpp | 4 +- llvm/lib/IR/Verifier.cpp | 24 +- llvm/lib/Object/CMakeLists.txt | 1 - llvm/lib/Object/CodeSignatureSection.cpp | 142 - llvm/lib/Object/WasmObjectFile.cpp | 17 +- llvm/lib/Object/XCOFFObjectFile.cpp | 2 +- llvm/lib/ProfileData/SampleProfWriter.cpp | 8 +- llvm/lib/Support/APFixedPoint.cpp | 2 +- llvm/lib/Support/APFloat.cpp | 13 +- llvm/lib/Support/APInt.cpp | 17 +- llvm/lib/Support/ErrorHandling.cpp | 6 +- llvm/lib/Support/KnownBits.cpp | 2 +- llvm/lib/Support/SmallVector.cpp | 5 +- llvm/lib/Target/AArch64/AArch64Combine.td | 9 +- llvm/lib/Target/AArch64/AArch64FastISel.cpp | 6 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 2 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 14 +- .../Target/AArch64/AArch64StorePairSuppress.cpp | 2 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 16 +- .../Target/AArch64/GISel/AArch64CallLowering.cpp | 4 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 13 +- .../AArch64/GISel/AArch64PostLegalizerCombiner.cpp | 27 + llvm/lib/Target/AArch64/SVEInstrFormats.td | 2 + llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 6 +- .../Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp | 13 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 8 +- .../Target/AMDGPU/AMDGPUPrintfRuntimeBinding.cpp | 14 +- llvm/lib/Target/ARM/ARMCallLowering.cpp | 19 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 12 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 14 +- llvm/lib/Target/Hexagon/HexagonVectorCombine.cpp | 2 +- llvm/lib/Target/Lanai/LanaiAluCode.h | 2 +- llvm/lib/Target/M68k/GlSel/M68kCallLowering.cpp | 4 +- llvm/lib/Target/M68k/GlSel/M68kCallLowering.h | 2 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 29 +- llvm/lib/Target/Mips/MipsFastISel.cpp | 4 +- llvm/lib/Target/Mips/MipsInstructionSelector.cpp | 4 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 4 +- llvm/lib/Target/Mips/MipsSubtarget.cpp | 2 +- llvm/lib/Target/PowerPC/GISel/PPCCallLowering.cpp | 2 +- llvm/lib/Target/PowerPC/GISel/PPCCallLowering.h | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 12 + llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp | 24 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 4 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 27 +- llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 8 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 8 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 4 +- llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td | 4 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 33 +- llvm/lib/Target/SystemZ/SystemZInstrFormats.td | 4 + .../lib/Target/SystemZ/SystemZSelectionDAGInfo.cpp | 43 +- .../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 2 +- .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 2 +- .../WebAssembly/WebAssemblyOptimizeReturned.cpp | 2 +- llvm/lib/Target/X86/X86.td | 17 +- llvm/lib/Target/X86/X86CallLowering.cpp | 4 +- llvm/lib/Target/X86/X86FastISel.cpp | 4 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 4 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 136 +- llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp | 6 +- llvm/lib/Target/X86/X86ScheduleAtom.td | 8 +- llvm/lib/Target/X86/X86ScheduleSLM.td | 4 +- .../Target/X86/X86ShuffleDecodeConstantPool.cpp | 2 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 122 +- llvm/lib/Target/X86/X86WinEHState.cpp | 2 +- llvm/lib/Transforms/IPO/Attributor.cpp | 10 + llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 8 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 19 +- llvm/lib/Transforms/IPO/SampleContextTracker.cpp | 8 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 12 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 18 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 2 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 10 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 98 +- .../Transforms/InstCombine/InstCombineInternal.h | 1 + .../InstCombine/InstCombineMulDivRem.cpp | 6 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 19 +- .../Transforms/InstCombine/InstCombineShifts.cpp | 55 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 39 +- .../InstCombine/InstructionCombining.cpp | 32 +- llvm/lib/Transforms/Scalar/BDCE.cpp | 7 +- llvm/lib/Transforms/Scalar/LICM.cpp | 4 + llvm/lib/Transforms/Scalar/LoopBoundSplit.cpp | 30 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 2 +- llvm/lib/Transforms/Scalar/Reassociate.cpp | 13 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 9 +- .../Scalar/StraightLineStrengthReduce.cpp | 2 +- llvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp | 1 + llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 5 +- llvm/lib/Transforms/Utils/Local.cpp | 2 +- llvm/lib/Transforms/Utils/SCCPSolver.cpp | 10 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 6 +- .../Transforms/Vectorize/LoadStoreVectorizer.cpp | 43 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 6 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 78 +- llvm/test/Analysis/BasicAA/dereferenceable.ll | 1 + .../BasicAA/gep-implicit-trunc-32-bit-pointers.ll | 41 + llvm/test/Analysis/BasicAA/q.bad.ll | 18 +- .../CostModel/X86/interleaved-load-f32-stride-3.ll | 75 + .../CostModel/X86/interleaved-load-f32-stride-4.ll | 78 + .../CostModel/X86/interleaved-load-f32-stride-6.ll | 86 + .../CostModel/X86/interleaved-load-f64-stride-3.ll | 75 + .../CostModel/X86/interleaved-load-f64-stride-4.ll | 75 + .../CostModel/X86/interleaved-load-f64-stride-6.ll | 83 + .../CostModel/X86/interleaved-load-float.ll | 46 - .../CostModel/X86/interleaved-load-i16-stride-3.ll | 10 +- .../interleaved-load-i32-stride-2-indices-0u.ll | 71 + .../interleaved-load-i32-stride-3-indices-01u.ll | 75 + .../interleaved-load-i32-stride-3-indices-0uu.ll | 70 + .../CostModel/X86/interleaved-load-i32-stride-3.ll | 75 + .../interleaved-load-i32-stride-4-indices-012u.ll | 76 + .../interleaved-load-i32-stride-4-indices-01uu.ll | 76 + .../interleaved-load-i32-stride-4-indices-0uuu.ll | 73 + .../CostModel/X86/interleaved-load-i32-stride-4.ll | 78 + .../CostModel/X86/interleaved-load-i32-stride-6.ll | 86 + .../CostModel/X86/interleaved-load-i64-stride-3.ll | 75 + .../CostModel/X86/interleaved-load-i64-stride-4.ll | 75 + .../CostModel/X86/interleaved-load-i64-stride-6.ll | 83 + .../CostModel/X86/interleaved-load-i8-stride-3.ll | 8 +- ...stride-3.ll => interleaved-load-i8-stride-4.ll} | 48 +- ...stride-3.ll => interleaved-load-i8-stride-6.ll} | 56 +- .../Analysis/CostModel/X86/interleaved-load-i8.ll | 54 - .../X86/interleaved-store-f32-stride-3.ll | 76 + .../X86/interleaved-store-f32-stride-4.ll | 80 + .../X86/interleaved-store-f32-stride-6.ll | 88 + .../X86/interleaved-store-f64-stride-3.ll | 76 + .../X86/interleaved-store-f64-stride-4.ll | 76 + .../X86/interleaved-store-f64-stride-6.ll | 84 + .../X86/interleaved-store-i16-stride-3.ll | 10 +- .../X86/interleaved-store-i32-stride-3.ll | 76 + .../X86/interleaved-store-i32-stride-4.ll | 80 + .../X86/interleaved-store-i32-stride-6.ll | 88 + .../X86/interleaved-store-i64-stride-3.ll | 76 + .../X86/interleaved-store-i64-stride-4.ll | 76 + .../X86/interleaved-store-i64-stride-6.ll | 84 + .../CostModel/X86/interleaved-store-i8-stride-3.ll | 8 +- .../CostModel/X86/interleaved-store-i8-stride-4.ll | 81 + .../CostModel/X86/interleaved-store-i8-stride-6.ll | 89 + .../Analysis/CostModel/X86/interleaved-store-i8.ll | 47 - .../multidim_ivs_and_integer_offsets_3d.ll | 2 +- .../multidim_ivs_and_parameteric_offsets_3d.ll | 2 +- .../memcheck-wrapping-pointers.ll | 4 +- .../ScalarEvolution/flags-from-poison-noautogen.ll | 61 + .../Analysis/ScalarEvolution/flags-from-poison.ll | 263 +- .../ScalarEvolution/incorrect-exit-count.ll | 4 +- .../max-backedge-taken-count-guard-info.ll | 2 +- .../Analysis/ScalarEvolution/no-wrap-add-exprs.ll | 22 +- .../ScalarEvolution/no-wrap-symbolic-becount.ll | 26 +- .../Analysis/ScalarEvolution/nsw-offset-assume.ll | 4 +- llvm/test/Analysis/ScalarEvolution/nsw-offset.ll | 4 +- llvm/test/Analysis/ScalarEvolution/nsw.ll | 48 +- llvm/test/Analysis/ScalarEvolution/ptrtoint.ll | 20 +- llvm/test/Analysis/ScalarEvolution/sdiv.ll | 2 +- llvm/test/Analysis/ScalarEvolution/srem.ll | 2 +- .../AArch64/GlobalISel/arm64-callingconv-ios.ll | 26 +- .../AArch64/GlobalISel/arm64-callingconv.ll | 34 +- .../GlobalISel/call-translator-tail-call.ll | 40 +- .../AArch64/GlobalISel/irtranslator-arguments.ll | 2 +- .../irtranslator-delayed-stack-protector.ll | 40 + .../AArch64/GlobalISel/irtranslator-exceptions.ll | 2 +- .../GlobalISel/irtranslator-stackprotect-check.ll | 50 - .../GlobalISel/legalize-extract-vector-elt.mir | 24 +- .../CodeGen/AArch64/GlobalISel/legalize-mul.mir | 102 +- .../AArch64/GlobalISel/legalize-reduce-and.mir | 653 ++ .../CodeGen/AArch64/GlobalISel/legalize-rem.mir | 173 +- .../AArch64/GlobalISel/legalize-s128-div.mir | 4 +- .../GlobalISel/legalizer-info-validation.mir | 13 +- .../postlegalizer-combiner-anyext-to-zext.mir | 84 + .../CodeGen/AArch64/arm64-indexed-vector-ldst.ll | 16 +- llvm/test/CodeGen/AArch64/reduce-and.ll | 318 + .../CodeGen/AArch64/speculation-hardening-sls.ll | 21 +- .../CodeGen/AArch64/storepairsuppress_minsize.ll | 68 + .../AArch64/sve-ptest-removal-pfirst-pnext.ll | 74 + .../AMDGPU/GlobalISel/combine-fabs-fneg.mir | 102 + .../GlobalISel/irtranslator-call-implicit-args.ll | 32 +- .../GlobalISel/irtranslator-call-return-values.ll | 2 +- .../AMDGPU/GlobalISel/irtranslator-call-sret.ll | 2 +- .../CodeGen/AMDGPU/GlobalISel/irtranslator-call.ll | 362 +- .../AMDGPU/GlobalISel/irtranslator-sibling-call.ll | 82 +- .../GlobalISel/legalize-extract-vector-elt.mir | 76 +- .../AMDGPU/GlobalISel/legalize-shuffle-vector.mir | 20 +- .../GlobalISel/legalize-shuffle-vector.s16.mir | 460 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umulh.mir | 126 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umulo.mir | 180 + llvm/test/CodeGen/AMDGPU/GlobalISel/roundeven.ll | 19 +- .../test/CodeGen/AMDGPU/artificial-terminators.mir | 126 + .../AMDGPU/hsa-metadata-hostcall-present-v3.ll | 5 +- llvm/test/CodeGen/AMDGPU/twoaddr-constrain.ll | 28 + .../CodeGen/ARM/GlobalISel/arm-legalize-vfp4.mir | 14 +- .../CodeGen/ARM/GlobalISel/arm-param-lowering.ll | 64 +- .../GlobalISel/irtranslator-varargs-lowering.ll | 20 +- llvm/test/CodeGen/ARM/consthoist-icmpimm.ll | 823 ++ llvm/test/CodeGen/ARM/speculation-hardening-sls.ll | 371 +- .../Mips/GlobalISel/irtranslator/extend_args.ll | 48 +- .../Mips/GlobalISel/irtranslator/float_args.ll | 4 +- .../Mips/GlobalISel/irtranslator/stack_args.ll | 8 +- .../builtins-ppc-xlcompat-load-store-reversed.ll | 20 +- llvm/test/CodeGen/PowerPC/int128_ldst.ll | 1034 +-- llvm/test/CodeGen/PowerPC/lsr-profitable-chain.ll | 94 +- llvm/test/CodeGen/PowerPC/mma-acc-memops.ll | 424 ++ .../CodeGen/PowerPC/ppc64-byval-multi-store.ll | 914 +++ llvm/test/CodeGen/RISCV/hoist-global-addr-base.ll | 87 +- llvm/test/CodeGen/RISCV/rvv/calling-conv-fastcc.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/extload-truncstore.ll | 4 +- .../RISCV/rvv/fixed-vectors-calling-conv-fastcc.ll | 6 +- .../RISCV/rvv/fixed-vectors-calling-conv.ll | 22 +- .../RISCV/rvv/fixed-vectors-extload-truncstore.ll | 4 +- .../RISCV/rvv/fixed-vectors-extract-subvector.ll | 70 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll | 156 +- .../RISCV/rvv/fixed-vectors-insert-subvector.ll | 42 +- .../CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll | 76 +- .../RISCV/rvv/fixed-vectors-mask-buildvec.ll | 8 +- .../RISCV/rvv/fixed-vectors-mask-load-store.ll | 24 +- .../CodeGen/RISCV/rvv/fixed-vectors-mask-logic.ll | 58 +- .../CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll | 80 +- .../CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll | 24 +- .../CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vselect.ll | 24 +- llvm/test/CodeGen/RISCV/rvv/load-mask.ll | 28 +- .../CodeGen/RISCV/rvv/unaligned-loads-stores.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vadd-vp.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vle1-rv32.ll | 94 - llvm/test/CodeGen/RISCV/rvv/vle1-rv64.ll | 94 - llvm/test/CodeGen/RISCV/rvv/vlm-rv32.ll | 94 + llvm/test/CodeGen/RISCV/rvv/vlm-rv64.ll | 94 + llvm/test/CodeGen/RISCV/rvv/vse1-rv32.ll | 137 - llvm/test/CodeGen/RISCV/rvv/vse1-rv64.ll | 137 - llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsm-rv32.ll | 137 + llvm/test/CodeGen/RISCV/rvv/vsm-rv64.ll | 137 + llvm/test/CodeGen/RISCV/rvv/zvlsseg-spill.mir | 8 +- llvm/test/CodeGen/SystemZ/loop-03.ll | 2 +- llvm/test/CodeGen/SystemZ/memcmp-01.ll | 27 + llvm/test/CodeGen/SystemZ/memcpy-01.ll | 25 + .../CodeGen/SystemZ/tail-call-mem-intrinsics.ll | 8 - .../X86/GlobalISel/irtranslator-callingconv.ll | 12 +- llvm/test/CodeGen/X86/dwarf-eh-prepare.ll | 2 +- llvm/test/CodeGen/X86/horizontal-shuffle-2.ll | 22 + llvm/test/CodeGen/X86/horizontal-sum.ll | 4 +- llvm/test/CodeGen/X86/madd.ll | 3 +- .../CodeGen/X86/merge-consecutive-stores-nt.ll | 32 +- llvm/test/CodeGen/X86/pr51878_computeAliasing.ll | 33 + llvm/test/CodeGen/X86/shrink_vmul.ll | 10 +- llvm/test/CodeGen/X86/slow-pmulld.ll | 133 + .../X86/vector-interleaved-load-i16-stride-2.ll | 373 +- .../X86/vector-interleaved-load-i16-stride-3.ll | 735 +- .../X86/vector-interleaved-load-i16-stride-4.ll | 993 ++- .../X86/vector-interleaved-load-i16-stride-5.ll | 819 +- .../X86/vector-interleaved-load-i16-stride-6.ll | 1072 ++- .../X86/vector-interleaved-load-i32-stride-2.ll | 309 +- .../X86/vector-interleaved-load-i32-stride-3.ll | 715 ++ .../X86/vector-interleaved-load-i32-stride-4.ll | 798 ++ .../X86/vector-interleaved-load-i32-stride-6.ll | 2037 +++++ .../X86/vector-interleaved-load-i64-stride-2.ll | 277 +- .../X86/vector-interleaved-load-i64-stride-3.ll | 653 ++ .../X86/vector-interleaved-load-i64-stride-4.ll | 412 + .../X86/vector-interleaved-load-i64-stride-6.ll | 679 ++ .../X86/vector-interleaved-load-i8-stride-2.ll | 250 +- .../X86/vector-interleaved-load-i8-stride-3.ll | 727 +- .../X86/vector-interleaved-load-i8-stride-4.ll | 1073 +++ .../X86/vector-interleaved-load-i8-stride-6.ll | 2669 +++++++ .../X86/vector-interleaved-store-i16-stride-2.ll | 253 +- .../X86/vector-interleaved-store-i16-stride-3.ll | 611 +- .../X86/vector-interleaved-store-i16-stride-4.ll | 1043 ++- .../X86/vector-interleaved-store-i16-stride-5.ll | 707 +- .../X86/vector-interleaved-store-i16-stride-6.ll | 518 +- .../X86/vector-interleaved-store-i32-stride-2.ll | 329 +- .../X86/vector-interleaved-store-i32-stride-3.ll | 717 ++ .../X86/vector-interleaved-store-i32-stride-4.ll | 692 ++ .../X86/vector-interleaved-store-i32-stride-6.ll | 1161 +++ .../X86/vector-interleaved-store-i64-stride-2.ll | 280 +- .../X86/vector-interleaved-store-i64-stride-3.ll | 654 ++ .../X86/vector-interleaved-store-i64-stride-4.ll | 393 + .../X86/vector-interleaved-store-i64-stride-6.ll | 675 ++ .../X86/vector-interleaved-store-i8-stride-2.ll | 187 +- .../X86/vector-interleaved-store-i8-stride-3.ll | 500 +- .../X86/vector-interleaved-store-i8-stride-4.ll | 445 ++ .../X86/vector-interleaved-store-i8-stride-6.ll | 1527 ++++ llvm/test/CodeGen/X86/vector-mul.ll | 231 +- .../MIR/InstrRef/dbg-phi-subregister-location.mir | 71 + .../test/DebugInfo/X86/instr-ref-eh-landing-pad.ll | 92 + llvm/test/Demangle/rust.test | 43 + llvm/test/MC/RISCV/rvv/aliases.s | 6 + llvm/test/MC/RISCV/rvv/load.s | 8 +- llvm/test/MC/RISCV/rvv/store.s | 4 +- .../IndVarSimplify/eliminate-exit-no-dl.ll | 3 +- .../AArch64/sve-intrinsic-fma-binops.ll | 27 +- llvm/test/Transforms/InstCombine/bswap.ll | 6 +- llvm/test/Transforms/InstCombine/extractelement.ll | 94 +- llvm/test/Transforms/InstCombine/shift-shift.ll | 20 +- llvm/test/Transforms/InstCombine/shl-demand.ll | 17 + llvm/test/Transforms/InstCombine/trunc-demand.ll | 56 +- .../Transforms/InstSimplify/ConstProp/loads.ll | 21 +- llvm/test/Transforms/InstSimplify/load.ll | 2 +- llvm/test/Transforms/InstSimplify/strictfp-fadd.ll | 36 + llvm/test/Transforms/LICM/hoisting.ll | 390 +- .../LoadStoreVectorizer/AMDGPU/merge-stores.ll | 4 +- .../LoadStoreVectorizer/AMDGPU/pointer-elements.ll | 8 +- .../LoadStoreVectorizer/int_sideeffect.ll | 4 +- llvm/test/Transforms/LoopIdiom/basic.ll | 28 +- .../LoopStrengthReduce/X86/expander-crashes.ll | 2 +- .../LoopUnroll/peel-multiple-unreachable-exits.ll | 73 + .../test/Transforms/OpenMP/remove_globalization.ll | 4 + .../Transforms/SLPVectorizer/X86/commutativity.ll | 39 +- .../nontrivial-unswitch-invariant-select-bug.ll | 32 + llvm/test/tools/llvm-cxxfilt/delimiters.test | 8 +- llvm/test/tools/llvm-mca/X86/Atom/resources-mmx.s | 32 +- llvm/test/tools/llvm-mca/X86/Atom/resources-sse2.s | 32 +- .../tools/llvm-mca/X86/Atom/resources-x86_64.s | 50 +- .../tools/llvm-profdata/Inputs/c-general.profraw | Bin 1816 -> 1800 bytes .../tools/llvm-profdata/Inputs/compressed.profraw | Bin 1768 -> 1768 bytes .../tools/llvm-profdata/binary-ids-padding.test | 2 +- .../insufficient-binary-ids-size.test | 2 +- .../tools/llvm-profdata/large-binary-id-size.test | 2 +- .../malformed-ptr-to-counter-array.test | 2 +- .../llvm-profdata/misaligned-binary-ids-size.test | 2 +- llvm/test/tools/llvm-profdata/raw-32-bits-be.test | 2 +- llvm/test/tools/llvm-profdata/raw-32-bits-le.test | 2 +- llvm/test/tools/llvm-profdata/raw-64-bits-be.test | 2 +- llvm/test/tools/llvm-profdata/raw-64-bits-le.test | 2 +- .../test/tools/llvm-profdata/raw-two-profiles.test | 4 +- llvm/test/tools/llvm-profgen/cs-preinline.test | 6 +- .../tools/llvm-profgen/fname-canonicalization.test | 2 +- .../test/tools/llvm-profgen/inline-cs-noprobe.test | 33 +- llvm/test/tools/llvm-profgen/inline-noprobe.test | 6 +- llvm/test/tools/llvm-profgen/inline-noprobe2.test | 43 +- llvm/test/tools/llvm-profgen/multi-load-segs.test | 4 +- .../recursion-compression-noprobe.test | 25 +- llvm/tools/lli/ChildTarget/ChildTarget.cpp | 4 - llvm/tools/llvm-as-fuzzer/llvm-as-fuzzer.cpp | 2 +- llvm/tools/llvm-cxxfilt/llvm-cxxfilt.cpp | 2 +- llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 2 +- .../llvm-jitlink-executor.cpp | 1 - llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 7 +- llvm/tools/llvm-jitlink/llvm-jitlink.h | 2 - llvm/tools/llvm-objdump/llvm-objdump.cpp | 2 +- llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 2 +- llvm/tools/llvm-profgen/CallContext.h | 8 +- llvm/tools/llvm-profgen/ProfileGenerator.cpp | 67 +- llvm/tools/llvm-profgen/ProfileGenerator.h | 10 + llvm/tools/llvm-profgen/ProfiledBinary.cpp | 20 +- llvm/tools/obj2yaml/wasm2yaml.cpp | 4 +- llvm/unittests/ADT/APIntTest.cpp | 11 +- .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 4 +- .../CodeGen/SelectionDAGAddressAnalysisTest.cpp | 59 + .../DebugInfo/DWARF/DWARFDieManualExtractTest.cpp | 5 +- llvm/unittests/Demangle/CMakeLists.txt | 1 + llvm/unittests/Demangle/ItaniumDemangleTest.cpp | 31 + llvm/unittests/Demangle/OutputStreamTest.cpp | 61 + llvm/unittests/ExecutionEngine/Orc/CMakeLists.txt | 2 - .../unittests/ExecutionEngine/Orc/QueueChannel.cpp | 13 - llvm/unittests/ExecutionEngine/Orc/QueueChannel.h | 178 - .../unittests/ExecutionEngine/Orc/RPCUtilsTest.cpp | 890 --- llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 66 +- llvm/unittests/IR/ConstantRangeTest.cpp | 10 +- llvm/unittests/IR/InstructionsTest.cpp | 4 +- llvm/unittests/IR/MetadataTest.cpp | 61 + llvm/unittests/IR/PatternMatch.cpp | 16 +- llvm/unittests/Support/KnownBitsTest.cpp | 2 +- llvm/unittests/Support/TargetParserTest.cpp | 6 +- llvm/utils/TableGen/CodeEmitterGen.cpp | 4 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 6 +- llvm/utils/TableGen/PredicateExpander.cpp | 2 +- .../clang/lib/StaticAnalyzer/Checkers/BUILD.gn | 1 + .../lldb/source/Plugins/Process/Utility/BUILD.gn | 1 - .../utils/gn/secondary/lldb/source/Target/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 1 + .../llvm/lib/ExecutionEngine/Orc/Shared/BUILD.gn | 1 - llvm/utils/gn/secondary/llvm/lib/Object/BUILD.gn | 1 - .../gn/secondary/llvm/unittests/Demangle/BUILD.gn | 1 + .../llvm/unittests/ExecutionEngine/Orc/BUILD.gn | 2 - mlir/docs/DeclarativeRewrites.md | 34 +- mlir/docs/OpDefinitions.md | 2 +- mlir/include/mlir-c/IR.h | 27 + mlir/include/mlir/Analysis/LoopAnalysis.h | 6 +- mlir/include/mlir/CAPI/IR.h | 1 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 31 +- .../Linalg/Transforms/ComprehensiveBufferize.h | 13 +- .../mlir/Dialect/Linalg/Transforms/Transforms.h | 32 + .../mlir/Dialect/SPIRV/IR/SPIRVAvailability.td | 2 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td | 4 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOps.h | 8 +- .../mlir/Dialect/SPIRV/IR/SPIRVStructureOps.td | 26 +- .../Dialect/SparseTensor/IR/SparseTensorOps.td | 19 + mlir/include/mlir/Dialect/Tosa/IR/TosaTypesBase.td | 2 +- mlir/include/mlir/IR/BuiltinTypes.h | 15 +- mlir/include/mlir/IR/BuiltinTypes.td | 12 +- mlir/include/mlir/IR/OpBase.td | 9 +- .../mlir/Transforms/GreedyPatternRewriteDriver.h | 7 +- mlir/include/mlir/Transforms/Passes.td | 2 +- mlir/lib/Analysis/LoopAnalysis.cpp | 20 +- mlir/lib/Bindings/Python/IRAttributes.cpp | 56 +- mlir/lib/Bindings/Python/IRCore.cpp | 25 + mlir/lib/CAPI/IR/IR.cpp | 28 + mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 26 +- .../Conversion/ShapeToStandard/ShapeToStandard.cpp | 2 +- mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 4 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 34 +- .../Linalg/Transforms/ComprehensiveBufferize.cpp | 72 +- .../Linalg/Transforms/ElementwiseOpFusion.cpp | 8 +- .../Dialect/Linalg/Transforms/Generalization.cpp | 60 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 14 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 26 +- mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 19 +- .../Linking/ModuleCombiner/ModuleCombiner.cpp | 10 +- .../SparseTensor/IR/SparseTensorDialect.cpp | 6 + .../Transforms/SparseTensorConversion.cpp | 80 +- mlir/lib/IR/BuiltinTypes.cpp | 13 +- mlir/lib/IR/Diagnostics.cpp | 4 +- mlir/lib/Support/InterfaceSupport.cpp | 1 + .../Target/SPIRV/Deserialization/Deserializer.cpp | 1 + mlir/lib/Target/SPIRV/Serialization/Serializer.cpp | 1 + .../Utils/GreedyPatternRewriteDriver.cpp | 8 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 2 +- mlir/python/CMakeLists.txt | 4 +- mlir/python/mlir/dialects/_builtin_ops_ext.py | 16 +- mlir/python/mlir/dialects/_std_ops_ext.py | 141 + mlir/test/CAPI/ir.c | 101 + mlir/test/CAPI/pass.c | 2 + mlir/test/CMakeLists.txt | 8 + .../Conversion/SPIRVToLLVM/memory-ops-to-llvm.mlir | 20 + .../ShapeToStandard/shape-to-standard.mlir | 24 +- .../Dialect/Affine/memref-stride-calculation.mlir | 3 - mlir/test/Dialect/Linalg/canonicalize.mlir | 12 +- .../comprehensive-module-bufferize-invalid.mlir | 24 + .../Linalg/comprehensive-module-bufferize.mlir | 23 + .../Dialect/Linalg/tile-and-fuse-on-tensors.mlir | 20 +- mlir/test/Dialect/Linalg/tile-and-pad-tensors.mlir | 16 +- mlir/test/Dialect/SparseTensor/conversion.mlir | 9 + mlir/test/Dialect/SparseTensor/invalid.mlir | 8 + mlir/test/Dialect/SparseTensor/roundtrip.mlir | 13 + mlir/test/Examples/standalone/lit.local.cfg | 5 + mlir/test/IR/invalid.mlir | 3 + mlir/test/IR/opaque_locations.mlir | 10 +- .../Integration/Dialect/Linalg/CPU/lit.local.cfg | 3 + .../Dialect/SparseTensor/CPU/dense_output.mlir | 4 + .../Dialect/SparseTensor/CPU/sparse_cast.mlir | 16 + ....mlir => sparse_constant_to_sparse_tensor.mlir} | 3 + .../SparseTensor/CPU/sparse_conversion.mlir | 12 +- .../SparseTensor/CPU/sparse_filter_conv2d.mlir | 4 + .../Dialect/SparseTensor/CPU/sparse_flatten.mlir | 4 +- .../Dialect/SparseTensor/CPU/sparse_matvec.mlir | 4 +- .../Dialect/SparseTensor/CPU/sparse_mttkrp.mlir | 4 +- .../SparseTensor/CPU/sparse_out_simple.mlir | 3 + .../SparseTensor/CPU/sparse_quantized_matmul.mlir | 4 + .../SparseTensor/CPU/sparse_reductions.mlir | 44 +- .../SparseTensor/CPU/sparse_sampled_matmul.mlir | 1 + .../SparseTensor/CPU/sparse_sampled_mm_fusion.mlir | 9 + .../Dialect/SparseTensor/CPU/sparse_scale.mlir | 3 + .../Dialect/SparseTensor/CPU/sparse_spmm.mlir | 3 +- .../Dialect/SparseTensor/CPU/sparse_storage.mlir | 9 + .../Dialect/SparseTensor/CPU/sparse_sum.mlir | 3 +- .../Standard/CPU/test-ceil-floor-pos-neg.mlir | 1 + .../Dialect/Vector/CPU/test-compress.mlir | 1 + .../Dialect/Vector/CPU/test-expand.mlir | 1 + .../Dialect/Vector/CPU/test-gather.mlir | 1 + .../Dialect/Vector/CPU/test-maskedload.mlir | 1 + .../Dialect/Vector/CPU/test-maskedstore.mlir | 1 + .../Dialect/Vector/CPU/test-scatter.mlir | 1 + .../Dialect/Vector/CPU/test-transfer-read-3d.mlir | 1 + .../Dialect/Vector/CPU/test-transfer-read.mlir | 3 + .../Dialect/Vector/CPU/test-transfer-write.mlir | 1 + mlir/test/Pass/crash-recovery.mlir | 3 + mlir/test/Target/SPIRV/decorations.mlir | 7 + mlir/test/lib/IR/TestOpaqueLoc.cpp | 2 +- mlir/test/lit.cfg.py | 15 +- mlir/test/mlir-cpu-runner/copy.mlir | 6 +- .../mlir-cpu-runner/memref_reinterpret_cast.mlir | 1 + mlir/test/mlir-cpu-runner/memref_reshape.mlir | 2 + mlir/test/mlir-cpu-runner/sgemm_naive_codegen.mlir | 3 + mlir/test/mlir-cpu-runner/unranked_memref.mlir | 3 +- mlir/test/python/dialects/builtin.py | 18 +- mlir/test/python/dialects/std.py | 89 + mlir/test/python/ir/attributes.py | 9 + mlir/test/python/ir/operation.py | 12 + mlir/test/python/lit.local.cfg | 1 + mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 28 +- mlir/unittests/IR/CMakeLists.txt | 1 - mlir/unittests/IR/InterfaceAttachmentTest.cpp | 35 +- mlir/unittests/IR/MemRefTypeTest.cpp | 50 - mlir/unittests/Rewrite/PatternBenefit.cpp | 5 +- mlir/unittests/TableGen/OpBuildGen.cpp | 80 +- mlir/utils/spirv/define_enum.sh | 2 +- .../plugins/common/elf_common/CMakeLists.txt | 3 + .../runtime/test/affinity/root-threads-affinity.c | 2 +- polly/lib/Analysis/ScopDetection.cpp | 2 +- polly/test/IstAstInfo/simple-run-time-condition.ll | 2 +- ...non-affine-loop-condition-dependent-access_2.ll | 4 +- polly/test/ScopInfo/pointer-type-expressions.ll | 2 +- polly/test/ScopInfo/unsigned-division-5.ll | 4 +- runtimes/CMakeLists.txt | 6 + 1022 files changed, 55694 insertions(+), 21296 deletions(-) create mode 100644 clang/docs/tools/clang-formatted-files.txt create mode 100644 clang/lib/StaticAnalyzer/Checkers/cert/InvalidPtrChecker.cpp create mode 100644 clang/test/AST/Interp/if_consteval.cpp create mode 100644 clang/test/Analysis/cert/env31-c.c create mode 100644 clang/test/Analysis/cert/env34-c-cert-examples.c create mode 100644 clang/test/Analysis/cert/env34-c.c create mode 100644 clang/test/CXX/stmt.stmt/stmt.select/stmt.if/p4.cpp create mode 100644 clang/test/CodeGen/builtins-ppc-int128.c create mode 100644 clang/test/CodeGen/memcmp-inline-builtin-to-asm.c create mode 100644 clang/test/CodeGen/memcpy-inline-builtin-no-extern.c create mode 100644 clang/test/CodeGenCXX/cxx2b-consteval-if.cpp create mode 100644 clang/test/Interpreter/plugins.cpp create mode 100644 clang/test/OpenMP/depend_iterator_bug.c create mode 100644 clang/test/Sema/ppc-mma-builtins.c create mode 100644 clang/test/Sema/ppc-paired-vector-builtins.c create mode 100644 clang/test/Sema/warn-bitwise-and-bool.c create mode 100644 clang/test/Sema/warn-bitwise-or-bool.c delete mode 100644 compiler-rt/test/tsan/tls_race3.cpp create mode 100644 flang/lib/Optimizer/CodeGen/CMakeLists.txt create mode 100644 flang/lib/Optimizer/Dialect/CMakeLists.txt create mode 100644 flang/lib/Optimizer/Support/CMakeLists.txt create mode 100644 flang/lib/Optimizer/Transforms/CMakeLists.txt create mode 100644 flang/test/Parser/elseif-then.f90 create mode 100644 flang/test/Semantics/omp-sections02.f90 create mode 100644 flang/test/Semantics/omp-sections03.f90 create mode 100644 flang/test/Semantics/team_number.f90 delete mode 100644 flang/unittests/Lower/CMakeLists.txt rename flang/unittests/{Lower => Optimizer}/RTBuilder.cpp (100%) create mode 100644 libc/src/__support/high_precision_decimal.h create mode 100644 libc/test/src/__support/high_precision_decimal_test.cpp create mode 100644 libc/utils/mathtools/GenerateHPDConstants.py create mode 100644 libcxx/benchmarks/std_format_spec_string_unicode.bench.cpp create mode 100644 libcxx/test/libcxx/utilities/format/format.string/format.string [...] create mode 100644 libcxx/test/libcxx/utilities/format/format.string/format.string [...] rename lldb/{source/Plugins/Process/Utility => include/lldb/Target}/DynamicRegiste [...] rename lldb/source/{Plugins/Process/Utility => Target}/DynamicRegisterInfo.cpp (99%) create mode 100644 lldb/test/API/commands/expression/import-std-module/module-buil [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/module-buil [...] copy lldb/test/API/commands/expression/import-std-module/{empty-module => module-b [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/module-buil [...] copy lldb/test/API/commands/expression/import-std-module/{empty-module => module-b [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy lldb/test/API/commands/expression/import-std-module/{empty-module => module-b [...] create mode 100644 lldb/unittests/Host/posix/TerminalTest.cpp rename lldb/unittests/{Process/Utility => Target}/DynamicRegisterInfoTest.cpp (98%) create mode 100644 llvm/include/llvm/CodeGen/CodeGenCommonISel.h delete mode 100644 llvm/include/llvm/ExecutionEngine/Orc/Shared/FDRawByteChannel.h delete mode 100644 llvm/include/llvm/ExecutionEngine/Orc/Shared/RPCUtils.h delete mode 100644 llvm/include/llvm/ExecutionEngine/Orc/Shared/RawByteChannel.h delete mode 100644 llvm/include/llvm/ExecutionEngine/Orc/Shared/Serialization.h create mode 100644 llvm/lib/CodeGen/CodeGenCommonISel.cpp delete mode 100644 llvm/lib/ExecutionEngine/Orc/Shared/RPCError.cpp delete mode 100644 llvm/lib/Object/CodeSignatureSection.cpp create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-f32-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-f32-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-f32-stride-6.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-f64-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-f64-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-f64-stride-6.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-2- [...] create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-3- [...] create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-3- [...] create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-4- [...] create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-4- [...] create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-4- [...] create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i32-stride-6.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i64-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i64-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i64-stride-6.ll copy llvm/test/Analysis/CostModel/X86/{interleaved-load-i8-stride-3.ll => interlea [...] copy llvm/test/Analysis/CostModel/X86/{interleaved-load-i8-stride-3.ll => interlea [...] delete mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-load-i8.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-f32-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-f32-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-f32-stride-6.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-f64-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-f64-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-f64-stride-6.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i32-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i32-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i32-stride-6.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i64-stride-3.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i64-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i64-stride-6.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i8-stride-4.ll create mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i8-stride-6.ll delete mode 100644 llvm/test/Analysis/CostModel/X86/interleaved-store-i8.ll create mode 100644 llvm/test/Analysis/ScalarEvolution/flags-from-poison-noautogen.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-delayed-stack [...] delete mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-stackprotect- [...] create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-reduce-and.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/postlegalizer-combiner-any [...] create mode 100644 llvm/test/CodeGen/AArch64/storepairsuppress_minsize.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-pfirst-pnext.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/combine-fabs-fneg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/artificial-terminators.mir create mode 100644 llvm/test/CodeGen/AMDGPU/twoaddr-constrain.ll create mode 100644 llvm/test/CodeGen/ARM/consthoist-icmpimm.ll create mode 100644 llvm/test/CodeGen/PowerPC/ppc64-byval-multi-store.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vle1-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vle1-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlm-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlm-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vse1-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vse1-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsm-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsm-rv64.ll create mode 100644 llvm/test/CodeGen/X86/pr51878_computeAliasing.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-3.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-4.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-6.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-3.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-4.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-6.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-4.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-6.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-3.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-4.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-6.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-3.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-4.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-6.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-4.ll create mode 100644 llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-6.ll create mode 100644 llvm/test/DebugInfo/MIR/InstrRef/dbg-phi-subregister-location.mir create mode 100644 llvm/test/DebugInfo/X86/instr-ref-eh-landing-pad.ll create mode 100644 llvm/test/Transforms/SimpleLoopUnswitch/nontrivial-unswitch-inv [...] create mode 100644 llvm/unittests/Demangle/OutputStreamTest.cpp delete mode 100644 llvm/unittests/ExecutionEngine/Orc/QueueChannel.cpp delete mode 100644 llvm/unittests/ExecutionEngine/Orc/QueueChannel.h delete mode 100644 llvm/unittests/ExecutionEngine/Orc/RPCUtilsTest.cpp create mode 100644 mlir/python/mlir/dialects/_std_ops_ext.py create mode 100644 mlir/test/Integration/Dialect/Linalg/CPU/lit.local.cfg rename mlir/test/Integration/Dialect/SparseTensor/CPU/{sparse-constant_to_sparse_t [...] mode change 100644 => 100755 mlir/test/Integration/Dialect/SparseTensor/CPU/sparse [...] create mode 100644 mlir/test/python/dialects/std.py delete mode 100644 mlir/unittests/IR/MemRefTypeTest.cpp