This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/llvm-project.

from 0c5b6e2ea56 Recommit "[SCCP] Use ValueLatticeElement instead of Lattice [...] adds 01387c44d05 [lldb/Test] Temporarily skip TestReproducerAttach on Linux adds 20e36f31dfc [lldb/Host] s/FindProcesses/FindProcessesImpl/ in windows/Host.cpp adds a26bd4ec165 [TableGen] Support combining AssemblerPredicates with ORs adds 1b86ad27a7d Use 15 byte long nops on modern Intel processors adds e30c257811f [CVP,SCCP] Precommit test for D75055. adds 51e53af11c2 [SimplifyCFG] fix debug print formatting; NFC adds 94f5d73182f [SimplifyCFG] fix formatting; NFC adds 7fe0e70eccb [SimplifyCFG] regenerate test checks; NFC adds afc4dcee832 [SimplifyCFG] regenerate complete test checks; NFC adds 842ea709e4e Debug Info: Store the SDK in the DICompileUnit. adds fc1f2057450 [SLPVectorizer][SVE] Bail out early for scalable vector. adds 89b19e89595 [SimplifyCFG] add test for chain of empty block conditional [...] adds a213ece30bd [mlir] [VectorOps,LinAlg] Remove direct LLVM lowering for v [...] adds 05c0d349182 [X86][SSE] Prefer trunc(movd(x)) to pextrb(x,0) adds 478b06e6870 Revert "[ObjC][ARC] Check the basic block size before calli [...] adds adefcc8ab5b Revert "Revert "Update system_error tests for more platforms."" adds b50d80c1ee1 [Sema][SVE] Don't allow fields to have sizeless type adds 14d2d8c9761 Allow site-specific test_exec_root. adds 8c5c60a493c [Sema][SVE] Reject by-copy capture of sizeless types adds 994c071a1b7 [Sema][SVE] Reject arrays of sizeless types adds 32e90cbcd19 [AMDGPU] Disable endcf collapse adds f82b32a51e2 Revert "Reland "[DebugInfo] Enable the debug entry values f [...] adds bb8622094d7 AMDGPU: Don't handle kernarg.segment.ptr in functions adds f71abec661e [LoopInterchange] Fix interchanging contents of preheader BBs adds 86bba6c6410 [Sema] Use the canonical type in function isVector adds 05749acfd36 Revert "Move more tests to globalMemCounter and reset." adds 015b640be4c AMDGPU: Add flag to used fixed function ABI adds bbf3ef85411 [mlir][Vector]Lower vector.contract to llvm.intr.matrix_multiply adds 8f540dad612 [COFF] Assign unique names to autogenerated .weak.<name>.de [...] adds c262b69dcc0 [AMDGPU] Fix endcf collapse adds c6f1713c46e [ObjC][ARC] Don't remove autoreleaseRV/retainRV pairs if th [...] adds 9a349d66c91 CMake: Turn LLVM_ENABLE_ZLIB into a tri-state option adds b5aaa60962f Fix "unused variable" warning in NDEBUG builds. adds 906a91aa4d5 [MCJIT] Check for RuntimeDyld errors in MCJIT::finalizeLoad [...] adds 1d192e09d80 [IR] Fix formatting. NFC adds 431df3d873e [SelectionDAGBuilder] Simplify the struct type handling in [...] adds 42b78274111 [clangd] Add json::Object->Value conversion workaround for [...] adds e890453d6d1 [ELF] Add test for freebsd bfdname adds b2bb8b6cd64 [mlir] Automatically add DerivedAttribute op interface adds 92f7e8133ae [mlir][Linalg] Implement padding for linalg.conv and loweri [...] adds 18fc42fa337 [mlir][LLVMIR] Add a support for boolean type arguments conversion adds 94f848d7b56 Add Builder::getI64VectorAttr. adds b3998a0edb9 [OPENMP]Fix PR45047: Do not copy firstprivates in tasks twice. adds b7ce8fa91ed [LLJIT] Add std::move() as a workaround for older compilers adds ad7b930bd18 Initialize IsFast* values adds 65fc706ddfd [SCEV] Add support for GEPs over scalable vectors. adds b4c8608ebaa Adjust debug output for MCRelaxableFragment to include the [...] adds aca7167535e [NFC][LoopUnrollAndJam] clang-format. adds 9c5d0ea6784 Revert "Revert "Move more tests to globalMemCounter and reset."" adds 7c504548cae Fix `-Wunused-variable`. NFC. adds 755e00876cd [X86] Remove isel patterns for X86VBroadcast+trunc+extload. [...] adds 44c3a63c74d PR45063: Fix crash on invalid processing an elaborated clas [...] adds 83cdb654e47 [AArch64][Fix] LdSt optimization generate premature stack-popping adds 810794ce882 PR44992 Don't crash when a defaulted <=> is in a class decl [...] adds bf0cc6b328c [mlir][NFC] modernize / clean up some loop transform utils, [...] adds e6f1dd40bd0 [X86] Disable nop padding before instruction following a prefix adds 97c7be9028e [llvm-dlltool] Add a testcase to show the kind of weak exte [...] adds f47f4c137b9 [X86] getFauxShuffleMask - merge insertelement paths adds b236b4cb430 [yaml2obj] - Set a default value for `PAddr` property of a [...]

No new revisions were added by this update.

Summary of changes: clang-tools-extra/clangd/Protocol.cpp | 19 +- clang/include/clang/Basic/CodeGenOptions.def | 1 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 11 +- clang/include/clang/Driver/CC1Options.td | 2 + clang/include/clang/Sema/Sema.h | 3 +- clang/lib/CodeGen/BackendUtil.cpp | 1 + clang/lib/CodeGen/CGDebugInfo.cpp | 15 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 32 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 35 +- clang/lib/Frontend/CompilerInvocation.cpp | 4 +- clang/lib/Sema/SemaDecl.cpp | 27 +- clang/lib/Sema/SemaExpr.cpp | 63 ++- clang/lib/Sema/SemaLambda.cpp | 3 +- clang/lib/Sema/SemaOpenMP.cpp | 107 ++++- clang/lib/Sema/SemaTemplate.cpp | 3 + clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 2 +- clang/lib/Sema/SemaType.cpp | 11 +- clang/test/AST/ast-dump-openmp-taskloop-simd.c | 430 +++++++++---------- clang/test/AST/ast-dump-openmp-taskloop.c | 430 +++++++++---------- clang/test/CodeGen/debug-info-extern-call.c | 2 +- clang/test/CodeGen/debug-info-sysroot-sdk.c | 16 + clang/test/CodeGen/debug-info-sysroot.c | 15 - clang/test/CodeGen/fp16-ops.c | 13 + .../CodeGenCXX/dbg-info-all-calls-described.cpp | 12 +- .../master_taskloop_firstprivate_codegen.cpp | 90 ++-- .../master_taskloop_in_reduction_codegen.cpp | 8 +- .../OpenMP/master_taskloop_reduction_codegen.cpp | 2 +- clang/test/OpenMP/master_taskloop_simd_codegen.cpp | 4 +- .../master_taskloop_simd_firstprivate_codegen.cpp | 84 ++-- .../master_taskloop_simd_in_reduction_codegen.cpp | 8 +- .../master_taskloop_simd_reduction_codegen.cpp | 2 +- ...rallel_master_taskloop_firstprivate_codegen.cpp | 84 ++-- .../parallel_master_taskloop_reduction_codegen.cpp | 2 +- ...l_master_taskloop_simd_firstprivate_codegen.cpp | 86 ++-- ...llel_master_taskloop_simd_reduction_codegen.cpp | 2 +- clang/test/OpenMP/task_firstprivate_codegen.cpp | 111 ++--- clang/test/OpenMP/task_in_reduction_codegen.cpp | 8 +- .../test/OpenMP/taskloop_firstprivate_codegen.cpp | 92 ++-- .../test/OpenMP/taskloop_in_reduction_codegen.cpp | 8 +- clang/test/OpenMP/taskloop_reduction_codegen.cpp | 2 +- clang/test/OpenMP/taskloop_simd_codegen.cpp | 4 +- .../OpenMP/taskloop_simd_firstprivate_codegen.cpp | 88 ++-- .../OpenMP/taskloop_simd_in_reduction_codegen.cpp | 8 +- .../OpenMP/taskloop_simd_reduction_codegen.cpp | 2 +- clang/test/Parser/cxx-template-decl.cpp | 4 + clang/test/Sema/sizeless-1.c | 19 + clang/test/SemaCXX/compare-cxx2a.cpp | 6 + clang/test/SemaCXX/sizeless-1.cpp | 46 ++ libcxx/test/lit.cfg | 3 +- .../generic_category.pass.cpp | 3 +- .../syserr.errcat.objects/system_category.pass.cpp | 3 +- .../new.delete.array/new_array_nothrow.pass.cpp | 1 + .../new_array_nothrow_replace.pass.cpp | 24 +- .../new.delete.array/new_array_replace.pass.cpp | 24 +- .../new.delete.single/new_nothrow_replace.pass.cpp | 24 +- .../new.delete.single/new_replace.pass.cpp | 24 +- lld/test/ELF/incompatible.s | 5 + lldb/packages/Python/lldbsuite/test/decorators.py | 2 +- lldb/source/Host/windows/Host.cpp | 4 +- .../basic_entry_values_x86_64/Makefile | 2 +- .../reproducers/attach/TestReproducerAttach.py | 5 +- llvm/CMakeLists.txt | 2 +- llvm/cmake/config-ix.cmake | 4 + llvm/include/llvm-c/ExecutionEngine.h | 5 + llvm/include/llvm/CodeGen/CommandFlags.inc | 2 +- .../include/llvm/ExecutionEngine/ExecutionEngine.h | 14 + llvm/include/llvm/MC/MCInstPrinter.h | 19 +- llvm/include/llvm/Target/Target.td | 29 +- llvm/include/llvm/Target/TargetMachine.h | 3 - llvm/include/llvm/Target/TargetOptions.h | 16 +- llvm/lib/Analysis/ScalarEvolution.cpp | 22 +- llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 15 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 9 - llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 5 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 11 +- llvm/lib/CodeGen/TargetOptionsImpl.cpp | 6 - llvm/lib/DebugInfo/CodeView/TypeStreamMerger.cpp | 1 + .../ExecutionEngine/ExecutionEngineBindings.cpp | 12 + llvm/lib/ExecutionEngine/MCJIT/MCJIT.cpp | 4 + llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 2 +- llvm/lib/IR/Constants.cpp | 3 +- llvm/lib/MC/MCFragment.cpp | 1 + llvm/lib/MC/MCInstPrinter.cpp | 26 +- llvm/lib/MC/WinCOFFObjectWriter.cpp | 49 +++ llvm/lib/ObjectYAML/ELFYAML.cpp | 2 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 112 ++--- .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 21 +- llvm/lib/Target/AArch64/AArch64SystemOperands.td | 8 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 3 - llvm/lib/Target/AMDGPU/AMDGPU.td | 108 ++--- .../Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 17 +- llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp | 44 ++ llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 26 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 8 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 8 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 1 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 66 ++- llvm/lib/Target/AMDGPU/SIISelLowering.h | 4 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 6 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 34 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 56 ++- llvm/lib/Target/ARM/ARMPredicates.td | 120 +++--- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 3 - llvm/lib/Target/AVR/AVRInstrInfo.td | 36 +- llvm/lib/Target/Hexagon/Hexagon.td | 24 +- llvm/lib/Target/Hexagon/HexagonDepArch.td | 14 +- llvm/lib/Target/Mips/Mips.td | 33 +- llvm/lib/Target/Mips/MipsDSPInstrFormats.td | 6 +- llvm/lib/Target/Mips/MipsInstrFPU.td | 10 +- llvm/lib/Target/Mips/MipsInstrInfo.td | 90 ++-- llvm/lib/Target/RISCV/RISCV.td | 18 +- llvm/lib/Target/Sparc/SparcInstrInfo.td | 12 +- llvm/lib/Target/SystemZ/SystemZFeatures.td | 76 ++-- .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 22 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 10 + llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 162 ++++--- llvm/lib/Target/X86/X86InstrAVX512.td | 47 --- llvm/lib/Target/X86/X86InstrInfo.td | 10 +- llvm/lib/Target/X86/X86InstrSSE.td | 30 -- llvm/lib/Target/X86/X86TargetMachine.cpp | 3 - llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 35 +- llvm/lib/Transforms/ObjCARC/ObjCARCOpts.cpp | 8 + llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 53 ++- .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 10 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 9 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 28 +- .../Analysis/ScalarEvolution/scalable-vector.ll | 11 + .../AArch64/aarch64-ldst-no-premature-sp-pop.mir | 85 ++++ llvm/test/CodeGen/AArch64/arm64-nvcast.ll | 46 +- llvm/test/CodeGen/AArch64/arm64-windows-calls.ll | 8 +- .../GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll | 10 + .../AMDGPU/annotate-kernel-features-hsa-call.ll | 2 +- .../AMDGPU/callee-special-input-sgprs-fixed-abi.ll | 343 +++++++++++++++ .../CodeGen/AMDGPU/callee-special-input-sgprs.ll | 29 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 470 ++++++++++++++------- llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 13 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.mir | 123 +++++- .../CodeGen/AMDGPU/llvm.amdgcn.implicitarg.ptr.ll | 37 +- .../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 2 - .../test/CodeGen/MIR/X86/call-site-info-error4.mir | 4 +- .../X86/align-branch-boundary-suppressions.ll | 6 +- llvm/test/CodeGen/X86/avg.ll | 214 +++++----- llvm/test/CodeGen/X86/avx512-vec3-crash.ll | 2 +- llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 6 +- llvm/test/CodeGen/X86/buildvec-insertvec.ll | 2 - llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +- llvm/test/CodeGen/X86/extract-concat.ll | 4 - llvm/test/CodeGen/X86/horizontal-reduce-smax.ll | 52 +-- llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 52 +-- llvm/test/CodeGen/X86/horizontal-reduce-umax.ll | 64 +-- llvm/test/CodeGen/X86/horizontal-reduce-umin.ll | 52 +-- llvm/test/CodeGen/X86/scalar_widen_div.ll | 4 +- llvm/test/CodeGen/X86/var-permute-128.ll | 2 +- llvm/test/CodeGen/X86/var-permute-512.ll | 16 +- llvm/test/CodeGen/X86/vector-bitreverse.ll | 2 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-128.ll | 8 +- llvm/test/CodeGen/X86/vector-reduce-add.ll | 321 +++++--------- llvm/test/CodeGen/X86/vector-reduce-and.ll | 342 +++++---------- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 105 +++-- llvm/test/CodeGen/X86/vector-reduce-or.ll | 342 +++++---------- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 48 +-- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 48 +-- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 149 +++---- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 141 +++---- llvm/test/CodeGen/X86/vector-reduce-xor.ll | 342 +++++---------- llvm/test/CodeGen/X86/vector-shuffle-128-v8.ll | 23 +- llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 23 +- llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll | 9 +- llvm/test/CodeGen/X86/widen_bitops-0.ll | 12 +- .../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovd.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovs.mir | 2 +- .../MIR/ARM/dbgcall-site-propagated-value.mir | 6 +- .../dbgcall-site-instr-before-bundled-call.mir | 4 +- .../live-debug-values-bundled-entry-values.mir | 2 - llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 2 - llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +- .../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 10 +- .../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +- .../MIR/X86/dbgcall-site-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-partial-describe.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +- .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +- llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +- .../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +- .../MIR/X86/entry-value-of-modified-param.mir | 7 +- .../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +- .../MIR/X86/propagate-entry-value-cross-bbs.mir | 11 +- .../MIR/X86/unreachable-block-call-site.mir | 2 +- llvm/test/DebugInfo/X86/dbg-value-range.ll | 2 +- .../DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +- .../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +- .../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +- llvm/test/DebugInfo/X86/loclists-dwp.ll | 6 +- llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll | 88 ---- llvm/test/MC/COFF/weak-alias-local.s | 2 +- llvm/test/MC/COFF/weak-name.s | 35 ++ llvm/test/MC/COFF/weak-val.s | 2 +- llvm/test/MC/COFF/weak.s | 4 +- llvm/test/MC/X86/align-branch-64-prefix.s | 76 ++++ llvm/test/MC/X86/align-via-relaxation.s | 7 +- llvm/test/MC/X86/x86_long_nop.s | 12 +- llvm/test/TableGen/AsmPredicateCombining.td | 104 +++++ llvm/test/TableGen/AsmPredicateCombiningRISCV.td | 100 +++++ llvm/test/TableGen/AsmPredicateCondsEmission.td | 3 +- .../merge-range-and-undef.ll | 296 +++++++++++++ .../Transforms/LoopInterchange/lcssa-preheader.ll | 103 +++++ .../Transforms/ObjCARC/contract-max-bb-size.ll | 17 - llvm/test/Transforms/ObjCARC/rv.ll | 42 +- llvm/test/Transforms/SCCP/range-and-ip.ll | 47 +++ llvm/test/Transforms/SCCP/range-and.ll | 396 +++++++++++++++++ .../SLPVectorizer/AArch64/invalid_type.ll | 18 + .../SLPVectorizer/AArch64/scalable-vector.ll | 25 ++ .../SimplifyCFG/ConditionalTrappingConstantExpr.ll | 22 +- llvm/test/Transforms/SimplifyCFG/PR17073.ll | 43 +- llvm/test/Transforms/SimplifyCFG/extract-cost.ll | 51 ++- llvm/test/tools/llvm-dlltool/coff-weak-exports.def | 15 + .../tools/llvm-elfabi/binary-read-add-soname.test | 2 - llvm/test/tools/llvm-elfabi/binary-read-arch.test | 2 - .../tools/llvm-elfabi/binary-read-bad-soname.test | 2 - .../tools/llvm-elfabi/binary-read-bad-vaddr.test | 2 - .../binary-read-neededlibs-bad-offset.test | 2 - .../tools/llvm-elfabi/binary-read-neededlibs.test | 2 - .../tools/llvm-elfabi/binary-read-no-dt-strsz.test | 2 - .../llvm-elfabi/binary-read-no-dt-strtab.test | 2 - .../llvm-elfabi/binary-read-replace-soname.test | 2 - .../llvm-elfabi/binary-read-soname-no-null.test | 2 - .../test/tools/llvm-elfabi/binary-read-soname.test | 2 - llvm/test/tools/llvm-gsymutil/X86/elf-dwarf.yaml | 1 - llvm/test/tools/llvm-locstats/locstats.ll | 6 +- llvm/test/tools/llvm-objcopy/ELF/add-symbol.test | 2 - .../ELF/binary-first-seg-offset-zero.test | 1 - llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 1 - .../ELF/binary-remove-all-but-one.test | 1 - .../tools/llvm-objcopy/ELF/binary-remove-end.test | 1 - .../llvm-objcopy/ELF/binary-remove-middle.test | 1 - .../ELF/check-addr-offset-align-binary.test | 2 - .../llvm-objcopy/ELF/check-addr-offset-align.test | 2 - .../test/tools/llvm-objcopy/ELF/empty-section.test | 2 - .../tools/llvm-objcopy/ELF/marker-segment.test | 4 - .../tools/llvm-objcopy/ELF/only-keep-debug.test | 10 +- .../tools/llvm-objcopy/ELF/parent-loop-check.test | 2 - .../ELF/preserve-segment-contents.test | 40 -- .../ELF/segment-shift-section-remove.test | 2 - .../test/tools/llvm-objcopy/ELF/segment-shift.test | 2 - .../tools/llvm-objcopy/ELF/two-seg-remove-end.test | 2 - .../llvm-objcopy/ELF/two-seg-remove-first.test | 2 - .../llvm-objcopy/ELF/two-seg-remove-third-sec.test | 2 - llvm/test/tools/llvm-objdump/X86/phdrs-lma2.test | 2 - llvm/test/tools/llvm-readobj/ELF/demangle.test | 2 - llvm/test/tools/llvm-readobj/ELF/hash-symbols.test | 2 - llvm/test/tools/llvm-readobj/ELF/loadname.test | 1 - llvm/test/tools/yaml2obj/ELF/custom-fill.yaml | 2 - .../tools/yaml2obj/ELF/dynamic-section-i386.yaml | 2 - .../tools/yaml2obj/ELF/program-header-address.yaml | 55 +++ llvm/tools/llvm-objdump/llvm-objdump.cpp | 2 +- llvm/utils/TableGen/AsmWriterEmitter.cpp | 42 +- llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 64 +-- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 77 +++- llvm/utils/TableGen/SubtargetFeatureInfo.cpp | 54 ++- mlir/include/mlir/Analysis/AffineStructures.h | 11 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 2 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 31 +- .../mlir/Dialect/Utils/StructuredOpsUtils.h | 22 + mlir/include/mlir/IR/Builders.h | 1 + mlir/lib/Analysis/AffineStructures.cpp | 81 ++-- mlir/lib/Analysis/LoopAnalysis.cpp | 6 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 58 +-- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 8 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 12 + .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 49 ++- .../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 28 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 6 + mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 12 + mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 40 ++ mlir/lib/IR/Builders.cpp | 14 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 2 + mlir/lib/Transforms/Utils/LoopUtils.cpp | 20 +- mlir/test/Dialect/Linalg/llvm.mlir | 26 +- mlir/test/Dialect/Linalg/loops.mlir | 39 ++ mlir/test/Dialect/Linalg/roundtrip.mlir | 22 + .../VectorOps/vector-contract-transforms.mlir | 45 ++ mlir/test/Target/llvmir.mlir | 13 +- mlir/test/mlir-tblgen/op-attribute.td | 4 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 15 +- 290 files changed, 5976 insertions(+), 3995 deletions(-) create mode 100644 clang/test/CodeGen/debug-info-sysroot-sdk.c delete mode 100644 clang/test/CodeGen/debug-info-sysroot.c create mode 100644 llvm/test/Analysis/ScalarEvolution/scalable-vector.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-ldst-no-premature-sp-pop.mir create mode 100644 llvm/test/CodeGen/AMDGPU/callee-special-input-sgprs-fixed-abi.ll delete mode 100644 llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll create mode 100644 llvm/test/MC/COFF/weak-name.s create mode 100644 llvm/test/MC/X86/align-branch-64-prefix.s create mode 100644 llvm/test/TableGen/AsmPredicateCombining.td create mode 100644 llvm/test/TableGen/AsmPredicateCombiningRISCV.td create mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...] create mode 100644 llvm/test/Transforms/LoopInterchange/lcssa-preheader.ll delete mode 100644 llvm/test/Transforms/ObjCARC/contract-max-bb-size.ll create mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll create mode 100644 llvm/test/Transforms/SCCP/range-and.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/invalid_type.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/scalable-vector.ll create mode 100644 llvm/test/tools/yaml2obj/ELF/program-header-address.yaml