This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-arm-bootstrap_O3 in repository toolchain/ci/gcc.

from 8d75b8830e9 c++: permit deduction guides at class scope [PR79501] adds e61afa0c2fb docs: fix s/ei_safe_safe/ei_safe_edge/ typo adds 9693ecdf7ed Add relation processing to ubsan builtins. adds 07bcbf9cc2a Daily bump. adds 75913096965 Change rs6000_const_f32_to_i32 return type. adds 31ff034a1ea Fix vec-splati-runnable.c test. adds 063eba7ca73 Deal with prefixed loads/stores in tests, PR testsuite/100166 adds f546e2b6cc5 Revert "Display the number of components BB vectorized" adds 18a463bb666 docs: Add 'S' to Machine Constraints for RISC-V adds 42f10ba5b57 libgomp: Don't include limits.h instead of hidden visibility block adds dddb6ffdc5c passes: Fix up subobject __bos [PR101419] adds 0ae469e8c0c ifcvt: Improve tests for predicated operations adds 3658ee4c739 vect: Simplify epilogue reduction code adds b68eb70bd6d vect: Create array_slice of live-out stmts adds 81ad6bfc078 vect: Remove new_phis from vect_create_epilog_for_reduction adds 32b8edd5297 vect: Ensure reduc_inputs always have vectype adds d592920c899 vect: Add a vect_phi_initial_value helper function adds 826c452e571 vect: Pass reduc_info to get_initial_defs_for_reduction adds bd5a69191f0 vect: Pass reduc_info to get_initial_def_for_reduction adds 221bdb333b0 vect: Generalise neutral_op_for_slp_reduction adds 7670b6633e5 vect: Simplify get_initial_def_for_reduction adds 1583b8bff0b vect: Reuse reduction accumulators between loops adds bd1eb556b91 libstdc++: Remove duplicate #include in <string_view> adds 9aa5001ef46 Make gimple_could_trap_p const-safe. adds f75560398af Adjust testcase to test the call is removed. adds 4d3eaeb4f50 libstdc++: Simplify basic_string_view::ends_with [PR 101361] adds acd4b9103c1 rs6000: Add support for SSE4.1 "test" intrinsics adds 60aee15bb7e rs6000: Add tests for SSE4.1 "test" intrinsics adds 8695bf78dad gcc: Add vec_select -> subreg RTL simplification new 0e7754560f6 Daily bump.

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/ChangeLog | 307 +++++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 138 ++++ gcc/combine.c | 14 + gcc/config/aarch64/aarch64.md | 11 +- gcc/config/arm/vfp.md | 2 +- gcc/config/riscv/constraints.md | 3 +- gcc/config/rs6000/altivec.md | 2 +- gcc/config/rs6000/rs6000-protos.h | 2 +- gcc/config/rs6000/rs6000.c | 6 +- gcc/config/rs6000/smmintrin.h | 56 ++ gcc/cp/ChangeLog | 11 + gcc/cse.c | 14 + gcc/doc/cfg.texi | 2 +- gcc/doc/md.texi | 3 + gcc/gimple-range-fold.cc | 4 +- gcc/gimple.c | 6 +- gcc/gimple.h | 4 +- gcc/internal-fn.c | 28 +- gcc/optabs-query.c | 23 +- gcc/passes.def | 6 +- gcc/rtl.c | 15 + gcc/rtl.h | 1 + gcc/rtlanal.c | 19 + gcc/rtlanal.h | 3 + gcc/simplify-rtx.c | 10 + gcc/testsuite/ChangeLog | 216 ++++++ gcc/testsuite/g++.dg/vect/slp-pr87105.cc | 2 +- gcc/testsuite/gcc.dg/builtin-object-size-10.c | 6 +- gcc/testsuite/gcc.dg/pr101419.c | 62 ++ gcc/testsuite/gcc.dg/tree-ssa/pr93781-1.c | 4 +- gcc/testsuite/gcc.dg/vect/bb-slp-pr54400.c | 2 +- .../costmodel/ppc/costmodel-bb-slp-9a-pr63175.c | 2 +- .../gcc.target/aarch64/extract_zero_extend.c | 9 - .../gcc.target/aarch64/narrow_high_combine.c | 314 ++++++--- .../gcc.target/aarch64/simd/vmulx_laneq_f64_1.c | 2 +- .../gcc.target/aarch64/simd/vmulxd_laneq_f64_1.c | 2 +- .../gcc.target/aarch64/simd/vmulxs_lane_f32_1.c | 2 +- .../gcc.target/aarch64/simd/vmulxs_laneq_f32_1.c | 2 +- .../gcc.target/aarch64/simd/vqdmlalh_lane_s16.c | 2 +- .../gcc.target/aarch64/simd/vqdmlals_lane_s32.c | 2 +- .../gcc.target/aarch64/simd/vqdmlslh_lane_s16.c | 2 +- .../gcc.target/aarch64/simd/vqdmlsls_lane_s32.c | 2 +- .../gcc.target/aarch64/simd/vqdmullh_lane_s16.c | 2 +- .../gcc.target/aarch64/simd/vqdmullh_laneq_s16.c | 2 +- .../gcc.target/aarch64/simd/vqdmulls_lane_s32.c | 2 +- .../gcc.target/aarch64/simd/vqdmulls_laneq_s32.c | 2 +- .../gcc.target/aarch64/sve/cond_arith_6.c | 14 + gcc/testsuite/gcc.target/aarch64/sve/dup_lane_1.c | 20 +- gcc/testsuite/gcc.target/aarch64/sve/extract_1.c | 4 +- gcc/testsuite/gcc.target/aarch64/sve/extract_2.c | 4 +- gcc/testsuite/gcc.target/aarch64/sve/extract_3.c | 4 +- gcc/testsuite/gcc.target/aarch64/sve/extract_4.c | 4 +- gcc/testsuite/gcc.target/aarch64/sve/live_1.c | 5 +- gcc/testsuite/gcc.target/aarch64/sve/reduc_10.c | 77 +++ .../gcc.target/aarch64/sve/reduc_10_run.c | 49 ++ gcc/testsuite/gcc.target/aarch64/sve/reduc_11.c | 71 ++ .../gcc.target/aarch64/sve/reduc_11_run.c | 34 + gcc/testsuite/gcc.target/aarch64/sve/reduc_12.c | 71 ++ .../gcc.target/aarch64/sve/reduc_12_run.c | 66 ++ gcc/testsuite/gcc.target/aarch64/sve/reduc_13.c | 101 +++ .../gcc.target/aarch64/sve/reduc_13_run.c | 61 ++ gcc/testsuite/gcc.target/aarch64/sve/reduc_14.c | 107 +++ .../gcc.target/aarch64/sve/reduc_14_run.c | 187 +++++ gcc/testsuite/gcc.target/aarch64/sve/reduc_15.c | 16 + .../gcc.target/aarch64/sve/reduc_15_run.c | 22 + gcc/testsuite/gcc.target/aarch64/sve/reduc_9.c | 77 +++ gcc/testsuite/gcc.target/aarch64/sve/reduc_9_run.c | 29 + gcc/testsuite/gcc.target/arm/crypto-vsha1cq_u32.c | 4 +- gcc/testsuite/gcc.target/arm/crypto-vsha1h_u32.c | 4 +- gcc/testsuite/gcc.target/arm/crypto-vsha1mq_u32.c | 4 +- gcc/testsuite/gcc.target/arm/crypto-vsha1pq_u32.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_f16.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_f32.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_s16.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_s32.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_s8.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_u16.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_u32.c | 4 +- .../gcc.target/arm/mve/intrinsics/vgetq_lane_u8.c | 4 +- .../powerpc/fold-vec-load-builtin_vec_xl-char.c | 2 +- .../powerpc/fold-vec-load-builtin_vec_xl-double.c | 2 +- .../powerpc/fold-vec-load-builtin_vec_xl-float.c | 2 +- .../powerpc/fold-vec-load-builtin_vec_xl-int.c | 2 +- .../fold-vec-load-builtin_vec_xl-longlong.c | 2 +- .../powerpc/fold-vec-load-builtin_vec_xl-short.c | 2 +- .../powerpc/fold-vec-load-vec_vsx_ld-char.c | 2 +- .../powerpc/fold-vec-load-vec_vsx_ld-double.c | 2 +- .../powerpc/fold-vec-load-vec_vsx_ld-float.c | 2 +- .../powerpc/fold-vec-load-vec_vsx_ld-int.c | 2 +- .../powerpc/fold-vec-load-vec_vsx_ld-longlong.c | 2 +- .../powerpc/fold-vec-load-vec_vsx_ld-short.c | 2 +- .../gcc.target/powerpc/fold-vec-load-vec_xl-char.c | 2 +- .../powerpc/fold-vec-load-vec_xl-double.c | 2 +- .../powerpc/fold-vec-load-vec_xl-float.c | 2 +- .../gcc.target/powerpc/fold-vec-load-vec_xl-int.c | 2 +- .../powerpc/fold-vec-load-vec_xl-longlong.c | 2 +- .../powerpc/fold-vec-load-vec_xl-short.c | 2 +- .../powerpc/fold-vec-splat-floatdouble.c | 7 +- .../gcc.target/powerpc/fold-vec-splat-longlong.c | 2 +- .../powerpc/fold-vec-store-builtin_vec_xst-char.c | 2 +- .../fold-vec-store-builtin_vec_xst-double.c | 2 +- .../powerpc/fold-vec-store-builtin_vec_xst-float.c | 2 +- .../powerpc/fold-vec-store-builtin_vec_xst-int.c | 2 +- .../fold-vec-store-builtin_vec_xst-longlong.c | 2 +- .../powerpc/fold-vec-store-builtin_vec_xst-short.c | 2 +- .../powerpc/fold-vec-store-vec_vsx_st-char.c | 2 +- .../powerpc/fold-vec-store-vec_vsx_st-double.c | 2 +- .../powerpc/fold-vec-store-vec_vsx_st-float.c | 2 +- .../powerpc/fold-vec-store-vec_vsx_st-int.c | 2 +- .../powerpc/fold-vec-store-vec_vsx_st-longlong.c | 2 +- .../powerpc/fold-vec-store-vec_vsx_st-short.c | 2 +- .../powerpc/fold-vec-store-vec_xst-char.c | 2 +- .../powerpc/fold-vec-store-vec_xst-double.c | 2 +- .../powerpc/fold-vec-store-vec_xst-float.c | 2 +- .../powerpc/fold-vec-store-vec_xst-int.c | 2 +- .../powerpc/fold-vec-store-vec_xst-longlong.c | 2 +- .../powerpc/fold-vec-store-vec_xst-short.c | 2 +- gcc/testsuite/gcc.target/powerpc/lvsl-lvsr.c | 2 +- .../gcc.target/powerpc/pr86731-fwrapv-longlong.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse4_1-ptest-1.c | 117 ++++ .../gcc.target/powerpc/vec-splati-runnable.c | 29 +- gcc/tree-object-size.c | 114 ++-- gcc/tree-pass.h | 2 + gcc/tree-ssa-sccvn.c | 6 +- gcc/tree-vect-loop-manip.c | 26 + gcc/tree-vect-loop.c | 755 +++++++++++---------- gcc/tree-vect-slp.c | 12 +- gcc/tree-vectorizer.c | 4 + gcc/tree-vectorizer.h | 65 +- libgomp/ChangeLog | 7 + libgomp/config/linux/affinity.c | 1 + libgomp/config/linux/sem.h | 4 +- libstdc++-v3/ChangeLog | 17 + libstdc++-v3/include/std/string_view | 9 +- 135 files changed, 2957 insertions(+), 700 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/pr101419.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_arith_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_10.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_10_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_11.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_11_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_12.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_12_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_13.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_13_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_14.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_14_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_15.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_15_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_9.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/reduc_9_run.c create mode 100644 gcc/testsuite/gcc.target/powerpc/sse4_1-ptest-1.c