This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 887085be635 c++: Fix access checks for __is_assignable and __is_constructible new f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/ChangeLog | 59 ++++++++ gcc/config/arm/arm-builtins.c | 18 +++ gcc/config/arm/arm_mve.h | 154 +++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 8 +- gcc/config/arm/constraints.md | 12 +- gcc/config/arm/mve.md | 60 +++++++- gcc/config/arm/predicates.md | 8 ++ gcc/testsuite/ChangeLog | 23 +++ .../intrinsics/{vmvnq_n_s16.c => vcreateq_s16.c} | 6 +- .../intrinsics/{vmvnq_n_s32.c => vcreateq_s32.c} | 6 +- .../intrinsics/{vmvnq_n_s16.c => vcreateq_s64.c} | 8 +- .../mve/intrinsics/{vdupq_n_s8.c => vcreateq_s8.c} | 6 +- .../intrinsics/{vmvnq_n_u16.c => vcreateq_u16.c} | 6 +- .../intrinsics/{vdupq_n_u32.c => vcreateq_u32.c} | 6 +- .../intrinsics/{vmvnq_n_u16.c => vcreateq_u64.c} | 8 +- .../mve/intrinsics/{vdupq_n_u8.c => vcreateq_u8.c} | 6 +- .../{vcvtq_s16_f16.c => vcvtq_n_s16_f16.c} | 2 +- .../{vcvtq_s32_f32.c => vcvtq_n_s32_f32.c} | 2 +- .../{vcvtq_u16_f16.c => vcvtq_n_u16_f16.c} | 2 +- .../{vcvtq_u32_f32.c => vcvtq_n_u32_f32.c} | 2 +- .../intrinsics/{vrev64q_s16.c => vshrq_n_s16.c} | 8 +- .../mve/intrinsics/{vqnegq_s32.c => vshrq_n_s32.c} | 8 +- .../mve/intrinsics/{vclsq_s8.c => vshrq_n_s8.c} | 8 +- .../intrinsics/{vrev64q_u16.c => vshrq_n_u16.c} | 8 +- .../mve/intrinsics/{vclzq_u32.c => vshrq_n_u32.c} | 8 +- .../mve/intrinsics/{vclzq_u8.c => vshrq_n_u8.c} | 8 +- 26 files changed, 392 insertions(+), 58 deletions(-) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_s16.c => vcreateq_s16.c} (64%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_s32.c => vcreateq_s32.c} (64%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_s16.c => vcreateq_s64.c} (64%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdupq_n_s8.c => vcreateq_s8.c} (65%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_u16.c => vcreateq_u16.c} (64%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdupq_n_u32.c => vcreateq_u32.c} (64%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_u16.c => vcreateq_u64.c} (64%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdupq_n_u8.c => vcreateq_u8.c} (65%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s16_f16.c => vcvtq_n_s16_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s32_f32.c => vcvtq_n_s32_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u16_f16.c => vcvtq_n_u16_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u32_f32.c => vcvtq_n_u32_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s16.c => vshrq_n_s16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqnegq_s32.c => vshrq_n_s32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclsq_s8.c => vshrq_n_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u16.c => vshrq_n_u16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_u32.c => vshrq_n_u32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_u8.c => vshrq_n_u8.c} (62%)