This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/binutils-gdb.

from b06252c2b1 bfd Makefile update adds 6831670dd3 implicit conversion from enum ld_plugin_level to enum ld_plu [...] adds ec73ddcd43 PowerPC64 dynamic symbol tweaks adds 4a41f3face ld-plugin/pr24406-1.c: Correct buffer size to read adds f945dedfd3 Make ada_decode not use a static buffer adds ddd44b7053 sim: Add PRU simulator port adds e2e9097bd2 Add testsuite for the PRU simulator port adds 32a1adcccf gdb/readline: fix use of an undefined variable adds 627d4cc254 gdb/readline: Fix date in last ChangeLog entry adds 3868d2e9f1 Automatic date update in version.in adds 5d33705c7b Fix building gold with gcc-10. new e449ea97eb [ARM]: Modify assembler to accept floating and signless data [...]

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: bfd/ChangeLog | 11 + bfd/elf64-ppc.c | 67 +-- bfd/version.h | 2 +- gas/config/tc-arm.c | 10 +- gas/testsuite/gas/arm/mve-vldr-bad-3.l | 34 ++ gas/testsuite/gas/arm/mve-vldr-bad-3.s | 13 +- gas/testsuite/gas/arm/mve-vstrldr-1.d | 17 + gas/testsuite/gas/arm/mve-vstrldr-1.s | 13 + gdb/ChangeLog | 20 + gdb/NEWS | 4 + gdb/ada-exp.y | 2 +- gdb/ada-lang.c | 63 +-- gdb/ada-lang.h | 2 +- gdb/ada-varobj.c | 6 +- gdb/dwarf-index-write.c | 9 +- gold/ChangeLog | 9 + gold/descriptors.cc | 1 + gold/testsuite/plugin_new_section_layout.c | 6 +- ld/ChangeLog | 5 + ld/testsuite/ld-plugin/pr24406-1.c | 2 +- readline/ChangeLog.gdb | 6 + readline/display.c | 3 +- sim/ChangeLog | 6 + sim/MAINTAINERS | 1 + sim/common/ChangeLog | 5 + sim/common/gennltvals.sh | 4 + sim/common/nltvals.def | 31 ++ sim/configure | 8 + sim/configure.tgt | 3 + sim/pru/ChangeLog | 11 + sim/pru/Makefile.in | 29 + sim/{aarch64 => pru}/aclocal.m4 | 0 sim/{aarch64 => pru}/config.in | 0 sim/{avr => pru}/configure | 0 sim/pru/configure.ac | 31 ++ sim/pru/interp.c | 848 +++++++++++++++++++++++++++++ sim/pru/pru.h | 110 ++++ sim/pru/pru.isa | 249 +++++++++ sim/pru/sim-main.h | 91 ++++ sim/testsuite/ChangeLog | 4 + sim/testsuite/configure | 3 + sim/testsuite/sim/pru/ChangeLog | 13 + sim/testsuite/sim/pru/add.s | 40 ++ sim/testsuite/sim/pru/allinsn.exp | 33 ++ sim/testsuite/sim/pru/dmem-zero-pass.s | 29 + sim/testsuite/sim/pru/dmem-zero-trap.s | 32 ++ sim/testsuite/sim/pru/dram.s | 72 +++ sim/testsuite/sim/pru/jmp.s | 40 ++ sim/testsuite/sim/pru/loop-imm.s | 43 ++ sim/testsuite/sim/pru/loop-reg.s | 44 ++ sim/testsuite/sim/pru/mul.s | 89 +++ sim/testsuite/sim/pru/subreg.s | 40 ++ sim/testsuite/sim/pru/testutils.inc | 100 ++++ 53 files changed, 2223 insertions(+), 91 deletions(-) create mode 100644 sim/pru/ChangeLog create mode 100644 sim/pru/Makefile.in copy sim/{aarch64 => pru}/aclocal.m4 (100%) copy sim/{aarch64 => pru}/config.in (100%) copy sim/{avr => pru}/configure (100%) create mode 100644 sim/pru/configure.ac create mode 100644 sim/pru/interp.c create mode 100644 sim/pru/pru.h create mode 100644 sim/pru/pru.isa create mode 100644 sim/pru/sim-main.h create mode 100644 sim/testsuite/sim/pru/ChangeLog create mode 100644 sim/testsuite/sim/pru/add.s create mode 100644 sim/testsuite/sim/pru/allinsn.exp create mode 100644 sim/testsuite/sim/pru/dmem-zero-pass.s create mode 100644 sim/testsuite/sim/pru/dmem-zero-trap.s create mode 100644 sim/testsuite/sim/pru/dram.s create mode 100644 sim/testsuite/sim/pru/jmp.s create mode 100644 sim/testsuite/sim/pru/loop-imm.s create mode 100644 sim/testsuite/sim/pru/loop-reg.s create mode 100644 sim/testsuite/sim/pru/mul.s create mode 100644 sim/testsuite/sim/pru/subreg.s create mode 100644 sim/testsuite/sim/pru/testutils.inc