This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap in repository toolchain/ci/gcc.

from fe79d652c96 target/104581 - compile-time regression in mode-switching adds df5ed150ee5 rs6000: Fix up posix_memalign call in _mm_malloc [PR104598] adds 1931cbad498 pieces-memset-21.c: Expect vzeroupper for ia32

No new revisions were added by this update.

Summary of changes: gcc/config/rs6000/mm_malloc.h | 2 +- gcc/testsuite/gcc.target/i386/pieces-memset-21.c | 3 ++- 2 files changed, 3 insertions(+), 2 deletions(-)