This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_sq/llvm-master-aarch64-cpu2017-Os in repository toolchain/ci/llvm-project.

from d417710c3af2 [libc++][ranges][NFC] Fix a format error on the ranges sta [...] adds 6e070c3c9101 [NFC] Specifing clang namespace for builtins. adds 3ea1422362c6 [CodeGen] Add back setOperationAction/setLoadExtAction/set [...] adds cd64a427efa0 Reland "[CodeGen] Keep track info of lazy-emitted symbols [...] adds 3c9123af9fdd [X86] isShuffleFoldableLoad - ensure the load has one use. adds 91e2956232e7 [X86] Use X86 instead of X32 for i686 check prefixes adds d915b3e485e9 [X86] Regenerate sar_fold.ll to show all instructions adds 621f58e71619 [Target, CodeGen] Use isImm(), isReg(), etc (NFC) adds 4533e6aab8bf [AsmParser] Use default member initialization (NFC) adds 7eb046624f2a Prefer `getCurrentFileOrBufferName` in `FrontendAction::En [...] adds f42f2b700591 [X86] canonicalizeShuffleWithBinOps - merge unary shuffles [...] adds 17e68156f644 [NFC][Alignment] Remove dead code adds 55cb62f34a6f [libc++] Enable -Wweak-vtables adds 3766992291fd [libc++] Add Implemented Papers section adds b254d671604c [llvm] Call *set::insert without checking membership first (NFC) adds ac3f967382ab [X86] canonicalizeShuffleWithBinOps - merge shuffles acros [...] adds 37185ceac9bc [Object] Make IsLittleEndian check constexpr to silence st [...] adds eca86cb2edfd [mlir] Start migrating more dialects to prefixed form adds 4271a1ff3380 [llvm] Call *set::insert without checking membership first (NFC) adds 437f960062e3 [llvm] Call *set::insert without checking membership first (NFC) adds f8b5be64ab46 [IPO] Call *set::insert without checking membership first (NFC) adds 80c12bdb3bbd [clang] Call *set::insert without checking membership first (NFC) adds af6d2a0b6825 [docs] Re-generate ClangCommandLineReference.rst adds 545a71c0d66e [RISCV] Pre-promote v1i1/v2i1/v4i1->i1/i2/i4 bitcasts befo [...] adds 543f13c99b1f [BOLT] Allow function entry to be a cold fragment adds 3cbe0bc4a1fa [CodeGen] Use default member initialization (NFC) adds 7c987bb4d9f0 [X86] Use default member initialization (NFC) adds 1590d39f2e09 [X86] Use default member initialization (NFC) adds 47b39c51572f [X86] Use default member initialization (NFC) adds eb15c80c89a5 [IPO] Use default member initialization (NFC) adds e4406cefa053 [RPOFuncAttrs] Fix norecurse detection adds b911cbdcb9c4 [X86] Add missing common AVX2 check prefix adds 21eb1af469c3 [Concepts] Implement overload resolution for destructors (P0848) adds 119a13199a91 [Driver] Pass -X to ld for riscv64-openbsd adds 6dd094dd435d [Driver][OpenBSD] Use Arch reference instead of getArch(). NFC adds 726b2dd04001 [IPO] Use default member initialization (NFC) adds 07b9937d0c53 [test][GlobalOpt] Precommit test adds 06dc4028d943 [Support] Use default member initialization (NFC) adds c399b3a6080c [Vectorize] Use llvm::is_contained (NFC) adds c5935af0583b [Toolchains] Use llvm::is_contained (NFC) adds 8df54a6a03a6 [mlir] Update accessors to prefixed form (NFC) adds 54b45afb599a [libomptarget]Add a trap for external omptarget from LLVM adds 213d4897078b [test][GlobalOpt] Precommit more tests adds c5ca7649e3de [libc][Obvious] Fix c++20-designator warnings for tests th [...] adds 2846c2bb4fa4 [libc] Temporary disable environment tests for PATH variable. adds 556bcc782101 [ADT] Rename value to val (NFC) adds 68090a014cf5 [MCParser] Use default member initialization (NFC) adds a5258e5b2728 Revert "[MCParser] Use default member initialization (NFC)" adds 3c49576417ba [ADT] Add has_value, value, value_or to llvm::Optional adds 4a5201f484d8 [NFC][GlobalOpt] Remove unused parameters adds f61f7be0c76b [VE][NFC] Remove obsoleted function declaration adds 9fac606af22f [test][GlobalOpt] Regenerate some tests new 1e556f459b44 [test][GlobalOpt] Update precommitted test

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: bolt/lib/Rewrite/RewriteInstance.cpp | 2 - bolt/test/X86/shared_object_entry.s | 38 + clang/docs/ClangCommandLineReference.rst | 62 +- clang/docs/ReleaseNotes.rst | 4 + clang/include/clang/AST/Decl.h | 7 + clang/include/clang/AST/DeclBase.h | 12 +- clang/include/clang/AST/DeclCXX.h | 13 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 4 + clang/lib/AST/Decl.cpp | 1 + clang/lib/AST/DeclCXX.cpp | 109 +- clang/lib/AST/TextNodeDumper.cpp | 3 + .../Analysis/FlowSensitive/DataflowEnvironment.cpp | 6 +- clang/lib/CodeGen/CGBuiltin.cpp | 790 +- clang/lib/CodeGen/CodeGenModule.h | 27 + clang/lib/CodeGen/ModuleBuilder.cpp | 7 + clang/lib/Driver/ToolChains/Clang.cpp | 2 +- clang/lib/Driver/ToolChains/OpenBSD.cpp | 8 +- clang/lib/Frontend/FrontendAction.cpp | 2 +- clang/lib/Sema/SemaDecl.cpp | 76 + clang/lib/Sema/SemaDeclCXX.cpp | 2 +- clang/lib/Sema/SemaExpr.cpp | 3 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 3 + clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 1 + clang/test/AST/ast-dump-decl.cpp | 2 +- clang/test/AST/overloaded-destructors.cpp | 118 + clang/test/CXX/class/class.dtor/p4.cpp | 77 + .../CXX/over/over.match/over.match.viable/p3.cpp | 7 +- clang/test/Driver/openbsd.c | 5 + clang/test/Interpreter/execute.cpp | 4 + clang/test/SemaTemplate/destructor-template.cpp | 4 +- clang/utils/TableGen/ClangAttrEmitter.cpp | 3 +- flang/lib/Optimizer/Transforms/AffineDemotion.cpp | 10 +- libc/test/integration/src/stdlib/getenv_test.cpp | 4 +- libc/test/src/time/CMakeLists.txt | 6 + libcxx/docs/ReleaseNotes.rst | 22 +- libcxx/include/__functional/function.h | 3 + libcxx/test/libcxx/clang_tidy.sh.cpp | 2 +- llvm/include/llvm/ADT/Optional.h | 94 +- .../include/llvm/Analysis/IRSimilarityIdentifier.h | 8 +- llvm/include/llvm/CodeGen/MachineInstr.h | 3 +- llvm/include/llvm/CodeGen/TargetLowering.h | 37 +- llvm/include/llvm/Object/ELFObjectFile.h | 2 +- llvm/include/llvm/Support/Alignment.h | 6 - llvm/lib/Analysis/VectorUtils.cpp | 3 +- llvm/lib/AsmParser/LLParser.cpp | 6 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 14 +- llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp | 12 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 3 +- llvm/lib/CodeGen/RDFLiveness.cpp | 3 +- llvm/lib/CodeGen/SelectOptimize.cpp | 3 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 3 +- llvm/lib/IR/AsmWriter.cpp | 3 +- llvm/lib/Support/LineIterator.cpp | 2 +- llvm/lib/Target/AArch64/AArch64CollectLOH.cpp | 4 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 6 +- llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 3 +- llvm/lib/Target/ARM/A15SDOptimizer.cpp | 3 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 2 +- llvm/lib/Target/ARM/MVELaneInterleavingPass.cpp | 6 +- llvm/lib/Target/BPF/BPFMIPeephole.cpp | 6 +- llvm/lib/Target/BPF/BTFDebug.cpp | 3 +- llvm/lib/Target/Hexagon/BitTracker.cpp | 3 +- llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | 2 +- .../Target/Hexagon/HexagonLoopIdiomRecognition.cpp | 7 +- llvm/lib/Target/Mips/MipsAsmPrinter.cpp | 12 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 22 + llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp | 4 +- llvm/lib/Target/VE/VE.h | 1 - .../WebAssemblyFixIrreducibleControlFlow.cpp | 4 +- .../WebAssembly/WebAssemblyLateEHPrepare.cpp | 3 +- llvm/lib/Target/X86/X86AsmPrinter.cpp | 2 +- llvm/lib/Target/X86/X86FloatingPoint.cpp | 6 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 27 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 17 +- llvm/lib/Target/X86/X86PadShortFunction.cpp | 11 +- llvm/lib/Transforms/IPO/CalledValuePropagation.cpp | 4 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 7 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 7 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 7 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 4 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 3 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 2 +- .../RISCV/rvv/fixed-vectors-masked-gather.ll | 1108 +-- .../RISCV/rvv/fixed-vectors-masked-scatter.ll | 1031 +-- .../CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll | 265 +- llvm/test/CodeGen/X86/avx-vperm2x128.ll | 2 +- llvm/test/CodeGen/X86/avx512-hadd-hsub.ll | 5 +- llvm/test/CodeGen/X86/combine-shl.ll | 2 +- llvm/test/CodeGen/X86/fpclamptosat_vec.ll | 890 +- llvm/test/CodeGen/X86/i64-to-float.ll | 47 +- llvm/test/CodeGen/X86/is_fpclass.ll | 4 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 428 +- llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll | 949 +- llvm/test/CodeGen/X86/masked_store_trunc_usat.ll | 459 +- llvm/test/CodeGen/X86/pr14161.ll | 3 +- llvm/test/CodeGen/X86/psubus.ll | 186 +- llvm/test/CodeGen/X86/sar_fold.ll | 9 + llvm/test/CodeGen/X86/sar_fold64.ll | 12 +- llvm/test/CodeGen/X86/sat-add.ll | 35 +- .../CodeGen/X86/shuffle-strided-with-offset-128.ll | 20 +- llvm/test/CodeGen/X86/udiv_fix_sat.ll | 70 +- .../CodeGen/X86/urem-seteq-vec-tautological.ll | 22 +- llvm/test/CodeGen/X86/vec_setcc-2.ll | 56 +- .../X86/vector-interleaved-load-i8-stride-4.ll | 48 +- .../X86/vector-interleaved-load-i8-stride-6.ll | 815 +- .../X86/vector-interleaved-store-i8-stride-6.ll | 331 +- llvm/test/CodeGen/X86/vector-partial-undef.ll | 2 +- llvm/test/CodeGen/X86/vector-popcnt-128-ult-ugt.ll | 9762 +++++++++----------- llvm/test/CodeGen/X86/vector-shift-ashr-128.ll | 4 +- llvm/test/CodeGen/X86/vector-shift-ashr-256.ll | 2 +- llvm/test/CodeGen/X86/vector-shift-lshr-128.ll | 2 +- llvm/test/CodeGen/X86/vector-shift-lshr-256.ll | 2 +- llvm/test/CodeGen/X86/vector-shift-shl-128.ll | 2 +- llvm/test/CodeGen/X86/vector-shift-shl-256.ll | 2 +- llvm/test/CodeGen/X86/vector-shuffle-combining.ll | 30 +- llvm/test/CodeGen/X86/vector-trunc-packus.ll | 2044 ++-- llvm/test/CodeGen/X86/vector-trunc-ssat.ll | 3262 ++++--- llvm/test/CodeGen/X86/vector-trunc-usat.ll | 1576 ++-- llvm/test/Transforms/FunctionAttrs/norecurse.ll | 4 +- .../GlobalOpt/malloc-promote-1-no-null-opt.ll | 42 +- llvm/test/Transforms/GlobalOpt/malloc-promote-1.ll | 40 +- .../GlobalOpt/malloc-promote-2-no-null-opt.ll | 23 +- llvm/test/Transforms/GlobalOpt/malloc-promote-2.ll | 18 +- llvm/test/Transforms/GlobalOpt/malloc-promote-3.ll | 18 +- llvm/test/Transforms/GlobalOpt/malloc-promote-4.ll | 30 +- llvm/test/Transforms/GlobalOpt/malloc-promote-5.ll | 1 - .../GlobalOpt/stored-once-forward-value.ll | 109 + llvm/unittests/ADT/OptionalTest.cpp | 27 + llvm/unittests/Support/AlignmentTest.cpp | 3 - llvm/utils/TableGen/DirectiveEmitter.cpp | 3 +- llvm/utils/TableGen/RegisterBankEmitter.cpp | 3 +- .../include/Standalone/StandaloneDialect.td | 2 + mlir/include/mlir/Dialect/AMDGPU/AMDGPU.td | 2 + mlir/include/mlir/Dialect/AMX/AMX.td | 2 + .../Dialect/Affine/IR/AffineMemoryOpInterfaces.td | 2 +- mlir/include/mlir/Dialect/Affine/IR/AffineOps.h | 24 +- mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 71 +- mlir/include/mlir/Dialect/ArmNeon/ArmNeon.td | 2 + mlir/include/mlir/Dialect/ArmSVE/ArmSVE.td | 2 + mlir/include/mlir/Dialect/Async/IR/AsyncDialect.td | 2 + mlir/include/mlir/Dialect/DLTI/DLTIBase.td | 2 + mlir/include/mlir/Dialect/EmitC/IR/EmitCBase.td | 2 + mlir/include/mlir/Dialect/GPU/IR/GPUBase.td | 4 + .../mlir/Dialect/LLVMIR/LLVMIntrinsicOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 2 + mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 2 + mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 4 + mlir/include/mlir/Dialect/MemRef/IR/MemRefBase.td | 4 + mlir/include/mlir/Dialect/NVGPU/IR/NVGPU.td | 2 + mlir/include/mlir/Dialect/PDL/IR/PDLDialect.td | 4 + mlir/include/mlir/Dialect/Quant/QuantOpsBase.td | 2 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td | 4 + .../Dialect/SparseTensor/IR/SparseTensorBase.td | 2 + mlir/include/mlir/Dialect/Tensor/IR/TensorBase.td | 2 + mlir/include/mlir/Dialect/Tensor/IR/TensorOps.td | 6 +- mlir/include/mlir/Dialect/X86Vector/X86Vector.td | 2 + mlir/include/mlir/IR/OpBase.td | 11 + .../lib/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.cpp | 16 +- .../AffineToStandard/AffineToStandard.cpp | 5 +- .../Conversion/ArmNeon2dToIntr/ArmNeon2dToIntr.cpp | 12 +- mlir/lib/Conversion/NVGPUToNVVM/NVGPUToNVVM.cpp | 48 +- mlir/lib/Conversion/SCFToGPU/SCFToGPU.cpp | 4 +- .../lib/Conversion/TensorToSPIRV/TensorToSPIRV.cpp | 10 +- mlir/lib/Dialect/AMDGPU/IR/AMDGPUDialect.cpp | 4 +- mlir/lib/Dialect/AMX/IR/AMXDialect.cpp | 4 +- .../AMX/Transforms/LegalizeForLLVMExport.cpp | 38 +- mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 199 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 92 +- mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 8 +- mlir/lib/Dialect/NVGPU/IR/NVGPUDialect.cpp | 13 +- .../NVGPU/Transforms/OptimizeSharedMemory.cpp | 8 +- .../SCF/Transforms/BufferizableOpInterfaceImpl.cpp | 2 +- .../Transforms/SparseTensorConversion.cpp | 18 +- mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 4 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 74 +- mlir/lib/Dialect/X86Vector/IR/X86VectorDialect.cpp | 6 +- .../X86Vector/Transforms/LegalizeForLLVMExport.cpp | 28 +- mlir/lib/Target/Cpp/TranslateToCpp.cpp | 24 +- openmp/libomptarget/DeviceRTL/CMakeLists.txt | 2 + .../Modules/LibomptargetGetDependencies.cmake | 4 + 181 files changed, 12418 insertions(+), 14020 deletions(-) create mode 100644 bolt/test/X86/shared_object_entry.s create mode 100644 clang/test/AST/overloaded-destructors.cpp create mode 100644 clang/test/CXX/class/class.dtor/p4.cpp create mode 100644 llvm/test/Transforms/GlobalOpt/stored-once-forward-value.ll