This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 58c0bdde21e [ConstantRange] Add isWrappedSet() and isUpperSignWrapped() new b4adfc21eb7 Revert r356996 "[DAG] Avoid smart constructor-based danglin [...]

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/SelectionDAG.h | 3 - lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 12 - lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 3 - ...nfold-masked-merge-vector-variablemask-const.ll | 3 +- test/CodeGen/ARM/CGP/arm-cgp-icmps.ll | 2 +- test/CodeGen/ARM/arm-storebytesmerge.ll | 4 +- test/CodeGen/ARM/vdup.ll | 2 + .../Mips/indirect-jump-hazard/jumptables.ll | 24 +- test/CodeGen/PowerPC/vec_conv_i16_to_fp64_elts.ll | 76 +-- test/CodeGen/PowerPC/vec_conv_i8_to_fp32_elts.ll | 8 +- test/CodeGen/PowerPC/vec_conv_i8_to_fp64_elts.ll | 48 +- test/CodeGen/X86/3addr-or.ll | 10 +- test/CodeGen/X86/avx-load-store.ll | 4 +- test/CodeGen/X86/midpoint-int-vec-128.ll | 59 +- test/CodeGen/X86/oddshuffles.ll | 4 +- test/CodeGen/X86/psubus.ll | 85 +-- test/CodeGen/X86/sadd_sat_vec.ll | 255 +++---- test/CodeGen/X86/sat-add.ll | 22 +- test/CodeGen/X86/select_const.ll | 6 +- .../CodeGen/X86/shuffle-strided-with-offset-512.ll | 12 +- test/CodeGen/X86/shuffle-vs-trunc-512-widen.ll | 6 +- test/CodeGen/X86/shuffle-vs-trunc-512.ll | 6 +- test/CodeGen/X86/ssub_sat_vec.ll | 231 +++---- test/CodeGen/X86/uadd_sat_vec.ll | 96 +-- test/CodeGen/X86/umul_fix.ll | 10 +- ...nfold-masked-merge-vector-variablemask-const.ll | 30 +- test/CodeGen/X86/usub_sat_vec.ll | 110 ++-- test/CodeGen/X86/vec_minmax_sint.ll | 170 ++--- test/CodeGen/X86/vec_minmax_uint.ll | 170 ++--- test/CodeGen/X86/vector-narrow-binop.ll | 30 +- test/CodeGen/X86/vector-reduce-smax-widen.ll | 173 ++--- test/CodeGen/X86/vector-reduce-smax.ll | 216 +++--- test/CodeGen/X86/vector-reduce-smin-widen.ll | 188 +++--- test/CodeGen/X86/vector-reduce-smin.ll | 251 +++---- test/CodeGen/X86/vector-reduce-umax-widen.ll | 173 ++--- test/CodeGen/X86/vector-reduce-umax.ll | 173 ++--- test/CodeGen/X86/vector-reduce-umin-widen.ll | 188 +++--- test/CodeGen/X86/vector-reduce-umin.ll | 188 +++--- test/CodeGen/X86/vector-shuffle-128-v8.ll | 6 +- test/CodeGen/X86/vector-shuffle-256-v16.ll | 218 ++++-- test/CodeGen/X86/vector-trunc-packus-widen.ll | 622 +++++++++--------- test/CodeGen/X86/vector-trunc-packus.ll | 646 +++++++++--------- test/CodeGen/X86/vector-trunc-ssat-widen.ll | 730 +++++++++++---------- test/CodeGen/X86/vector-trunc-ssat.ll | 706 ++++++++++---------- test/CodeGen/X86/vector-trunc-usat-widen.ll | 488 +++++++------- test/CodeGen/X86/vector-trunc-usat.ll | 492 +++++++------- test/CodeGen/X86/vsel-cmp-load.ll | 5 +- test/CodeGen/X86/zext-demanded.ll | 2 +- test/CodeGen/X86/zext-logicop-shift-load.ll | 15 +- 49 files changed, 3701 insertions(+), 3280 deletions(-)