This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from b182ab7d784 [InstCombine] Add with.overflow always overflow tests; NFC new e5bb56cb3cb [GlobalISel][AArch64] Allow CallLowering to handle types wh [...] new eea3146ce8b [AArch64][GlobalISel] Add legalization for some vector G_SH [...] new 7e73c914ea3 [AArch64][GlobalISel] Legalize vector G_ICMP. new e6e85671777 [AArch64][GlobalISel] Add isel support for vector G_ICMP an [...]

The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/GlobalISel/CallLowering.h | 4 + include/llvm/CodeGen/GlobalISel/LegalizerInfo.h | 35 +- lib/CodeGen/GlobalISel/CallLowering.cpp | 54 +- lib/Target/AArch64/AArch64CallLowering.cpp | 63 +- lib/Target/AArch64/AArch64InstructionSelector.cpp | 261 +- lib/Target/AArch64/AArch64LegalizerInfo.cpp | 39 +- lib/Target/ARM/ARMCallLowering.cpp | 2 + lib/Target/X86/X86CallLowering.cpp | 2 + .../CodeGen/AArch64/GlobalISel/legalize-select.mir | 10 +- test/CodeGen/AArch64/GlobalISel/legalize-shift.mir | 31 + .../AArch64/GlobalISel/legalize-vector-icmp.mir | 1922 +++++++++++ .../GlobalISel/legalizer-info-validation.mir | 4 +- test/CodeGen/AArch64/GlobalISel/ret-vec-promote.ll | 16 + .../AArch64/GlobalISel/select-vector-icmp.mir | 3350 ++++++++++++++++++++ .../AArch64/GlobalISel/select-vector-shift.mir | 120 + test/CodeGen/AArch64/GlobalISel/vec-s16-param.ll | 28 + test/CodeGen/ARM/GlobalISel/arm-unsupported.ll | 2 +- 17 files changed, 5912 insertions(+), 31 deletions(-) create mode 100644 test/CodeGen/AArch64/GlobalISel/legalize-vector-icmp.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/ret-vec-promote.ll create mode 100644 test/CodeGen/AArch64/GlobalISel/select-vector-icmp.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/vec-s16-param.ll