This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig in repository toolchain/ci/llvm-project.

from 56bf0b58c24 [X86] Add an assert that v32i16/v64i8 splitting in LowerVSE [...] adds c7be6a86f44 [X86] Teach getUndefRegClearance that we use undef for inpu [...] adds d7258c6a833 [X86] Add XOP vector shift by scalar amount tests adds f8b09f7b520 [CodeGenPrepare][X86] Add x16i16, v32i8 and XOP vector shif [...] adds beda9d04c28 AMDGPU: Skip GetUnderlyingObject check in pointsToConstantMemory adds a881dc11035 Fix typo adds 16295d521e2 InstCombine: Broaden copy-constant-to-alloca optimization adds ee1a69824d9 GlobalISel: Combine G_UNMERGE_VALUES with G_TRUNC adds 69999605ee9 GlobalISel: Move code into lowering for G_MERGE_VALUES adds c8fbcb1e78a [Clang] Pass --pack-dyn-relocs=relr to lld for Fuchsia adds 5b02be0b973 [Clang] Pass -z max-page-size to linker for Fuchsia adds 9237d88001c [X86] isVectorShiftByScalarCheap - don't limit fast XOP vec [...] adds 57fb56b30e8 [LAA] Remove unneeded PtrRtChecking argument (NFC). adds 24b3c2d0585 [BreakFalseDeps] Harden pickBestRegisterForUndef against ch [...] adds 3af85fa8f06 GlobalISel: Handle more cases in lowerUnmergeValues adds 66db6f21292 [X86] Add test cases for vXi16 PMULH opportunities that don [...] adds a72b9dfd45c [sanitizer] Enable whitelist/blacklist in new PM adds db157d27337 [lld-macho] Follow-up to D77893 adds b3e2fc931d2 [lld-macho] Support calls to functions in dylibs adds 5d3feefa0df [lld-macho] Dylib symbols should always replace undefined symbols adds 7bbdbacd00a [lld-macho] Use export trie instead of symtab when linking [...] adds 198b0c57dff [lld-macho] Support pc-relative section relocations adds 73a9b7dee08 Add missing pass initialization adds 8a5e45aa905 [lld-macho] Try to unbreak dylink-lazy test on Windows adds 0dcd7c34f11 [lld-macho] Delete dylink-lazy test for now adds f97f92e5b0f add_new_check.py: Update of the template to add an autofix section adds dc0f79ea5b9 clang-tidy doc: add a note for checkers with an autofix adds b0828135dbe clang-tidy doc: Fix the syntax to use rst list type adds a832fc4b0c1 Revert two patches, not ready to be shared adds 4f4d6c81f8b [libcxx testing] Remove ALLOW_RETRIES from sleep_until.pass.cpp adds 35d867a790c [clangd] Filter pch related flags coming from the user adds 1d2c1fcf41d [gn build] Port 35d867a790c adds a62533c29f8 [InstCombine] fold fpext into exact integer-to-FP cast adds c28114c8ffd [LAA] Remove one addRuntimeChecks function (NFC). adds c71101d9efc [mlir] Initialize the Region::container field to nullptr by [...] adds 11c4fc6c484 [mlir] Affine dim and symbol checkers: support detached regions adds fc44617f288 Revert "[LAA] Remove one addRuntimeChecks function (NFC)." adds af93311a8c2 LoopPass.h - remove unnecessary PMStack forward declaration. NFC. adds 1df85dd4e94 Mangler.h - reduce GlobalValue.h include to forward declara [...] adds 741778faedf PassManager.h - remove unused raw_ostream.h include. NFC. adds d7f1eafd03b CoverageMapping.h - remove unused StringSet.h include. NFC. adds 0dd42e5fd32 PassInstrumentation.h - reduce TypeName.h include to String [...] adds 96c63f544f6 Recommit "[LAA] Remove one addRuntimeChecks function (NFC)." adds bab44a698e8 [InstCombine] matchOrConcat - match BITREVERSE adds bcc5ed7b24e [CodeGen] fix test to be (mostly) independent of LLVM optim [...] adds d02b3aba37d [CodeGen] fix test to be (mostly) independent of LLVM optim [...] adds 856cc60bc1a [InstCombine] canonicalize bitcast after insertelement into undef adds e303b926203 Local.h - remove unused forward declaration. NFC. adds 4874f263c85 LoopUtils.h - remove unused forward declarations. NFC. adds d5a2870a6e9 CodeMetrics.cpp - remove unused includes. NFC. adds 8528186b9bf [LAA] Move runtime-check generation to Transforms/Utils/loo [...] adds 2d00eb17cac [gcov] Fix .gcda decoding and support GCC 8, 9 and 10 adds 7f22ceeaae7 [gcov] Don't skip leading zeros when reading a string adds 821a0f23d83 [AssumeBundles] Prevent generation of some redundant assumes adds 5a9b792d725 [gcov] Temporarily unsupport host-byteorder-big-endian adds 415c689dd22 [compiler-rt][test] Add feature host-byteorder-big-endian adds 93d5ae3af18 [gcov] Temporarily unsupport host-byteorder-big-endian new 47b95d7cf46 [MCA][InstrBuilder] Correctly mark reserved resources in in [...]

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: clang-tools-extra/clangd/Compiler.cpp | 12 +- clang-tools-extra/clangd/unittests/CMakeLists.txt | 1 + .../clangd/unittests/CompilerTests.cpp | 55 + .../checks/bugprone-reserved-identifier.rst | 5 +- clang/lib/CodeGen/BackendUtil.cpp | 4 +- clang/lib/CodeGen/TargetInfo.cpp | 2 +- clang/lib/Driver/ToolChains/Fuchsia.cpp | 4 + clang/test/CodeGen/aarch64-neon-fp16fml.c | 1243 +++- .../test/CodeGen/arm-mve-intrinsics/cplusplus.cpp | 30 +- clang/test/Driver/fuchsia.c | 2 +- compiler-rt/test/lit.common.cfg.py | 2 + .../Posix/instrprof-dlopen-dlclose-gcov.test | 1 + .../test/profile/Posix/instrprof-gcov-execlp.test | 1 + .../test/profile/Posix/instrprof-gcov-execvp.test | 1 + .../test/profile/Posix/instrprof-gcov-fork.test | 1 + .../profile/Posix/instrprof-gcov-parallel.test | 1 + .../profile/Posix/instrprof-shared-gcov-flush.test | 1 + .../instrprof-gcov-__gcov_flush-multiple.test | 1 + .../instrprof-gcov-__gcov_flush-terminate.test | 1 + .../test/profile/instrprof-gcov-exceptions.test | 1 + .../instrprof-gcov-multiple-bbs-single-line.test | 1 + .../profile/instrprof-gcov-one-line-function.test | 1 + .../test/profile/instrprof-gcov-switch.test | 1 + .../test/profile/instrprof-gcov-two-objects.test | 1 + .../sanitizer_coverage_whitelist_blacklist.cpp | 7 + .../thread.thread.this/sleep_until.pass.cpp | 20 +- lld/MachO/Arch/X86_64.cpp | 110 +- lld/MachO/Driver.cpp | 8 + lld/MachO/ExportTrie.cpp | 53 + lld/MachO/ExportTrie.h | 6 + lld/MachO/InputFiles.cpp | 44 +- lld/MachO/InputFiles.h | 5 + lld/MachO/InputSection.cpp | 14 +- lld/MachO/InputSection.h | 2 + lld/MachO/OutputSection.h | 4 +- lld/MachO/OutputSegment.cpp | 11 +- lld/MachO/OutputSegment.h | 4 +- lld/MachO/SymbolTable.cpp | 2 +- lld/MachO/Symbols.h | 2 + lld/MachO/SyntheticSections.cpp | 128 + lld/MachO/SyntheticSections.h | 96 +- lld/MachO/Target.h | 22 + lld/MachO/Writer.cpp | 54 +- lld/test/CMakeLists.txt | 4 +- lld/test/MachO/Inputs/libgoodbye.s | 11 +- lld/test/MachO/Inputs/libhello.s | 11 +- lld/test/MachO/dylink.s | 9 + lld/test/MachO/relocations.s | 23 +- lld/test/MachO/resolution.s | 44 + lld/test/MachO/section-merge.s | 6 +- lld/test/MachO/x86-64-reloc-signed.s | 29 +- llvm/include/llvm/Analysis/AssumeBundleQueries.h | 5 +- llvm/include/llvm/Analysis/LoopAccessAnalysis.h | 19 +- llvm/include/llvm/Analysis/LoopPass.h | 1 - .../GlobalISel/LegalizationArtifactCombiner.h | 36 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 8 + llvm/include/llvm/IR/Mangler.h | 2 +- llvm/include/llvm/IR/PassInstrumentation.h | 2 +- llvm/include/llvm/IR/PassManager.h | 1 - llvm/include/llvm/Object/ModuleSymbolTable.h | 1 + .../llvm/ProfileData/Coverage/CoverageMapping.h | 1 - llvm/include/llvm/ProfileData/GCOV.h | 156 +- .../Transforms/Instrumentation/SanitizerCoverage.h | 19 +- .../llvm/Transforms/Utils/AssumeBundleBuilder.h | 8 +- llvm/include/llvm/Transforms/Utils/Local.h | 1 - llvm/include/llvm/Transforms/Utils/LoopUtils.h | 21 +- llvm/lib/Analysis/AssumeBundleQueries.cpp | 40 +- llvm/lib/Analysis/CodeMetrics.cpp | 2 - llvm/lib/Analysis/LoopAccessAnalysis.cpp | 163 - llvm/lib/CodeGen/BreakFalseDeps.cpp | 9 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 102 +- llvm/lib/MCA/InstrBuilder.cpp | 5 +- llvm/lib/ProfileData/GCOV.cpp | 368 +- llvm/lib/ProfileData/SampleProfReader.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp | 10 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 7 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 3 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 98 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 34 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 14 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 44 +- .../InstCombine/InstCombineVectorOps.cpp | 19 +- .../Instrumentation/HWAddressSanitizer.cpp | 5 +- .../Transforms/Instrumentation/InstrProfiling.cpp | 4 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 4 +- .../Instrumentation/SanitizerCoverage.cpp | 3 +- .../Transforms/Instrumentation/ThreadSanitizer.cpp | 4 +- llvm/lib/Transforms/Utils/AssumeBundleBuilder.cpp | 50 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 149 + llvm/lib/Transforms/Utils/LoopVersioning.cpp | 4 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 7 +- llvm/test/Analysis/BasicAA/featuretest.ll | 10 +- .../CodeGen/AArch64/GlobalISel/legalize-select.mir | 18 +- llvm/test/CodeGen/AArch64/arm64-vabs.ll | 47 +- .../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 22 +- .../artifact-combiner-unmerge-values.mir | 345 +- .../CodeGen/AMDGPU/GlobalISel/cvt_f32_ubyte.ll | 21 +- .../CodeGen/AMDGPU/GlobalISel/legalize-and.mir | 312 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 52 +- .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 87 +- .../CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir | 48 +- .../GlobalISel/legalize-implicit-def-s1025.mir | 754 ++- .../GlobalISel/legalize-load-constant-32bit.mir | 39 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 1641 +++--- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 902 ++- .../AMDGPU/GlobalISel/legalize-load-global.mir | 1330 +++-- .../AMDGPU/GlobalISel/legalize-load-local.mir | 2927 +++++----- .../AMDGPU/GlobalISel/legalize-load-private.mir | 5908 +++++++++----------- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1556 +++--- .../test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir | 48 +- .../CodeGen/AMDGPU/GlobalISel/legalize-select.mir | 186 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 130 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 116 +- .../legalize-sextload-constant-32bit.mir | 39 +- .../AMDGPU/GlobalISel/legalize-store-global.mir | 2667 ++++----- .../CodeGen/AMDGPU/GlobalISel/legalize-trunc.mir | 24 +- .../GlobalISel/legalize-unmerge-values-xfail.mir | 14 - .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 184 +- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 48 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 54 +- .../legalize-zextload-constant-32bit.mir | 43 +- .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.sdot4.ll | 64 +- .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.udot4.ll | 64 +- .../CodeGen/AMDGPU/aa-points-to-constant-memory.ll | 112 + llvm/test/CodeGen/X86/avx2-arith.ll | 8 +- llvm/test/CodeGen/X86/avx2-vector-shifts.ll | 8 +- llvm/test/CodeGen/X86/cast-vsel.ll | 6 +- llvm/test/CodeGen/X86/combine-mul.ll | 2 +- llvm/test/CodeGen/X86/combine-shl.ll | 4 +- .../X86/div-rem-pair-recomposition-signed.ll | 16 +- .../X86/div-rem-pair-recomposition-unsigned.ll | 16 +- llvm/test/CodeGen/X86/midpoint-int-vec-128.ll | 108 +- llvm/test/CodeGen/X86/midpoint-int-vec-256.ll | 218 +- llvm/test/CodeGen/X86/midpoint-int-vec-512.ll | 188 +- llvm/test/CodeGen/X86/min-legal-vector-width.ll | 32 +- llvm/test/CodeGen/X86/mmx-arith.ll | 4 +- llvm/test/CodeGen/X86/pmul.ll | 150 +- llvm/test/CodeGen/X86/pmulh.ll | 1969 +++++++ llvm/test/CodeGen/X86/pr45563-2.ll | 20 +- llvm/test/CodeGen/X86/pr45833.ll | 20 +- llvm/test/CodeGen/X86/prefer-avx256-shift.ll | 12 +- llvm/test/CodeGen/X86/prefer-avx256-wide-mul.ll | 4 +- llvm/test/CodeGen/X86/vec_saddo.ll | 34 +- llvm/test/CodeGen/X86/vec_setcc.ll | 2 +- llvm/test/CodeGen/X86/vec_smulo.ll | 320 +- llvm/test/CodeGen/X86/vec_ssubo.ll | 34 +- llvm/test/CodeGen/X86/vec_uaddo.ll | 26 +- llvm/test/CodeGen/X86/vec_umulo.ll | 326 +- llvm/test/CodeGen/X86/vec_usubo.ll | 30 +- llvm/test/CodeGen/X86/vector-ext-logic.ll | 20 +- llvm/test/CodeGen/X86/vector-fshl-128.ll | 22 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 6 +- llvm/test/CodeGen/X86/vector-fshl-rot-128.ll | 18 +- llvm/test/CodeGen/X86/vector-fshl-rot-256.ll | 6 +- llvm/test/CodeGen/X86/vector-fshr-128.ll | 16 +- llvm/test/CodeGen/X86/vector-fshr-256.ll | 6 +- llvm/test/CodeGen/X86/vector-fshr-rot-128.ll | 18 +- llvm/test/CodeGen/X86/vector-fshr-rot-256.ll | 6 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-128.ll | 20 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-256.ll | 12 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-512.ll | 20 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 190 +- llvm/test/CodeGen/X86/vector-rotate-128.ll | 18 +- llvm/test/CodeGen/X86/vector-rotate-256.ll | 6 +- llvm/test/CodeGen/X86/vector-shift-ashr-128.ll | 4 +- llvm/test/CodeGen/X86/vector-shift-ashr-256.ll | 40 +- llvm/test/CodeGen/X86/vector-shift-ashr-512.ll | 16 +- llvm/test/CodeGen/X86/vector-shift-ashr-sub128.ll | 12 +- .../CodeGen/X86/vector-shift-by-select-loop.ll | 135 +- llvm/test/CodeGen/X86/vector-shift-shl-128.ll | 16 +- llvm/test/CodeGen/X86/vector-shift-shl-256.ll | 12 +- llvm/test/CodeGen/X86/vector-shift-shl-sub128.ll | 24 +- llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 16 +- .../CodeGen/X86/vshli-simplify-demanded-bits.ll | 2 +- llvm/test/CodeGen/X86/widen_mul.ll | 6 +- .../Transforms/CodeGenPrepare/X86/vec-shift.ll | 228 +- llvm/test/Transforms/EarlyCSE/guards.ll | 6 - llvm/test/Transforms/EarlyCSE/invariant-loads.ll | 3 - .../InstCombine/AMDGPU/memcpy-from-constant.ll | 92 + .../Transforms/InstCombine/bitcast-vec-canon.ll | 38 +- llvm/test/Transforms/InstCombine/fpextend.ll | 14 +- llvm/test/Transforms/InstCombine/or-concat.ll | 38 +- .../runtime-check-needed-but-empty.ll | 108 + llvm/test/Transforms/Util/assume-builder.ll | 345 +- llvm/test/tools/llvm-cov/Inputs/gcov-4.7.gcda | Bin 0 -> 264 bytes llvm/test/tools/llvm-cov/Inputs/gcov-4.7.gcno | Bin 0 -> 872 bytes llvm/test/tools/llvm-cov/Inputs/gcov-8.gcda | Bin 0 -> 244 bytes llvm/test/tools/llvm-cov/Inputs/gcov-8.gcno | Bin 0 -> 964 bytes llvm/test/tools/llvm-cov/Inputs/gcov-9.gcda | Bin 0 -> 124 bytes llvm/test/tools/llvm-cov/Inputs/gcov-9.gcno | Bin 0 -> 1040 bytes .../llvm-cov/Inputs/gcov47_compatibility.gcda | Bin 116 -> 0 bytes .../llvm-cov/Inputs/gcov47_compatibility.gcno | Bin 228 -> 0 bytes llvm/test/tools/llvm-cov/gcov-4.7.c | 38 + llvm/test/tools/llvm-cov/gcov-8.c | 38 + llvm/test/tools/llvm-cov/gcov-9.c | 37 + llvm/test/tools/llvm-cov/gcov47_compatibility.cpp | 30 - llvm/test/tools/llvm-cov/llvm-cov.test | 10 +- .../llvm-mca/X86/Haswell/reserved-resources.s | 45 + llvm/tools/llvm-cov/gcov.cpp | 2 +- .../clang-tools-extra/clangd/unittests/BUILD.gn | 1 + mlir/include/mlir/IR/Region.h | 2 +- mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 14 +- 202 files changed, 16164 insertions(+), 12494 deletions(-) create mode 100644 clang-tools-extra/clangd/unittests/CompilerTests.cpp create mode 100644 lld/test/MachO/resolution.s delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values-xfail.mir create mode 100644 llvm/test/CodeGen/AMDGPU/aa-points-to-constant-memory.ll create mode 100644 llvm/test/Transforms/InstCombine/AMDGPU/memcpy-from-constant.ll create mode 100644 llvm/test/Transforms/LoopVectorize/runtime-check-needed-but-empty.ll create mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov-4.7.gcda create mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov-4.7.gcno create mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov-8.gcda create mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov-8.gcno create mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov-9.gcda create mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov-9.gcno delete mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov47_compatibility.gcda delete mode 100644 llvm/test/tools/llvm-cov/Inputs/gcov47_compatibility.gcno create mode 100644 llvm/test/tools/llvm-cov/gcov-4.7.c create mode 100644 llvm/test/tools/llvm-cov/gcov-8.c create mode 100644 llvm/test/tools/llvm-cov/gcov-9.c delete mode 100644 llvm/test/tools/llvm-cov/gcov47_compatibility.cpp create mode 100644 llvm/test/tools/llvm-mca/X86/Haswell/reserved-resources.s