This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 0badf27c16e [X86][X87] Tag FTST x87 instruction scheduler class new 46f8d8c3d52 DAG: Legalize truncstores to illegal int types new 7005517f428 [WebAssembly] Support bitcasted function addresses with varargs. new a4ec08b6fd6 [CodeGen] Print register names in lowercase in both MIR and [...]

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/LivePhysRegs.h | 8 +- include/llvm/CodeGen/MachineOperand.h | 2 +- include/llvm/CodeGen/TargetRegisterInfo.h | 6 +- lib/CodeGen/AggressiveAntiDepBreaker.cpp | 8 +- lib/CodeGen/CriticalAntiDepBreaker.cpp | 8 +- lib/CodeGen/ExpandPostRAPseudos.cpp | 4 +- lib/CodeGen/ImplicitNullChecks.cpp | 10 +- lib/CodeGen/LiveIntervalAnalysis.cpp | 8 +- lib/CodeGen/MachineCSE.cpp | 10 +- lib/CodeGen/MachineCopyPropagation.cpp | 16 +- lib/CodeGen/MachineSink.cpp | 4 +- lib/CodeGen/PeepholeOptimizer.cpp | 8 +- lib/CodeGen/README.txt | 2 +- lib/CodeGen/RegisterCoalescer.cpp | 12 +- lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 22 +- lib/CodeGen/TargetRegisterInfo.cpp | 8 +- lib/CodeGen/TwoAddressInstructionPass.cpp | 10 +- lib/CodeGen/VirtRegMap.cpp | 4 +- lib/MC/WasmObjectWriter.cpp | 9 +- lib/Target/AArch64/AArch64InstrInfo.cpp | 12 +- lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp | 4 +- lib/Target/AMDGPU/CaymanInstructions.td | 4 +- lib/Target/AMDGPU/EvergreenInstructions.td | 4 +- lib/Target/AMDGPU/SIFoldOperands.cpp | 4 +- lib/Target/AMDGPU/SIISelLowering.cpp | 2 +- lib/Target/AMDGPU/SILowerControlFlow.cpp | 26 +- lib/Target/ARM/ARMFrameLowering.cpp | 8 +- lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 2 +- lib/Target/Hexagon/HexagonBlockRanges.cpp | 2 +- lib/Target/Hexagon/HexagonConstPropagation.cpp | 4 +- lib/Target/Hexagon/HexagonCopyToCombine.cpp | 8 +- lib/Target/Hexagon/HexagonEarlyIfConv.cpp | 12 +- lib/Target/Hexagon/HexagonHardwareLoops.cpp | 2 +- lib/Target/Hexagon/HexagonInstrInfo.cpp | 8 +- lib/Target/Hexagon/HexagonNewValueJump.cpp | 12 +- lib/Target/Hexagon/HexagonPeephole.cpp | 4 +- lib/Target/Hexagon/HexagonSubtarget.cpp | 14 +- lib/Target/Hexagon/HexagonVLIWPacketizer.cpp | 24 +- .../Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp | 4 +- .../Hexagon/MCTargetDesc/HexagonMCShuffler.cpp | 12 +- lib/Target/Mips/MipsInstrInfo.cpp | 2 +- lib/Target/PowerPC/PPCAsmPrinter.cpp | 84 +- lib/Target/PowerPC/PPCBranchCoalescing.cpp | 16 +- lib/Target/PowerPC/PPCFastISel.cpp | 4 +- lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 4 +- lib/Target/PowerPC/PPCISelLowering.h | 16 +- lib/Target/PowerPC/PPCInstrInfo.cpp | 6 +- lib/Target/PowerPC/PPCQPXLoadSplat.cpp | 4 +- lib/Target/PowerPC/PPCVSXFMAMutate.cpp | 10 +- lib/Target/Sparc/SparcFrameLowering.cpp | 4 +- lib/Target/SystemZ/SystemZElimCompare.cpp | 4 +- .../WebAssembly/WebAssemblyFixFunctionBitcasts.cpp | 11 +- lib/Target/X86/README-SSE.txt | 62 +- lib/Target/X86/README-X86-64.txt | 4 +- lib/Target/X86/X86CallingConv.td | 2 +- lib/Target/X86/X86FastISel.cpp | 6 +- lib/Target/X86/X86FixupBWInsts.cpp | 12 +- lib/Target/X86/X86FloatingPoint.cpp | 10 +- lib/Target/X86/X86InstrInfo.cpp | 2 +- lib/Target/X86/X86MCInstLower.cpp | 2 +- .../AArch64/aarch64-a57-fp-load-balancing.ll | 2 +- .../CodeGen/AArch64/arm64-2012-05-22-LdStOptBug.ll | 2 +- test/CodeGen/AArch64/arm64-csldst-mmo.ll | 4 +- .../CodeGen/AArch64/arm64-dead-register-def-bug.ll | 2 +- test/CodeGen/AArch64/arm64-misched-memdep-bug.ll | 6 +- test/CodeGen/AArch64/arm64-misched-multimmo.ll | 4 +- test/CodeGen/AArch64/loh.mir | 82 +- test/CodeGen/AArch64/machine-copy-prop.ll | 10 +- test/CodeGen/AArch64/phi-dbg.ll | 2 +- test/CodeGen/AArch64/scheduledag-constreg.mir | 8 +- test/CodeGen/AMDGPU/lds-output-queue.ll | 14 +- test/CodeGen/AMDGPU/llvm.dbg.value.ll | 2 +- test/CodeGen/AMDGPU/schedule-regpressure.mir | 2 +- test/CodeGen/AMDGPU/store-weird-sizes.ll | 56 + .../ARM/2014-01-09-pseudo_expand_implicit_reg.ll | 4 +- test/CodeGen/ARM/Windows/vla-cpsr.ll | 2 +- test/CodeGen/ARM/debug-info-arg.ll | 2 +- test/CodeGen/ARM/debug-info-branch-folding.ll | 4 +- test/CodeGen/ARM/sched-it-debug-nodes.mir | 6 +- test/CodeGen/BPF/sockex2.ll | 2 +- test/CodeGen/Mips/llvm-ir/call.ll | 4 +- test/CodeGen/PowerPC/addegluecrash.ll | 2 +- .../PowerPC/aggressive-anti-dep-breaker-subreg.ll | 2 +- test/CodeGen/PowerPC/byval-agg-info.ll | 2 +- test/CodeGen/PowerPC/fp64-to-int16.ll | 2 +- test/CodeGen/PowerPC/opt-cmp-inst-cr0-live.ll | 14 +- test/CodeGen/PowerPC/quadint-return.ll | 4 +- test/CodeGen/SystemZ/int-div-01.ll | 2 +- test/CodeGen/SystemZ/int-div-02.ll | 2 +- test/CodeGen/SystemZ/int-div-03.ll | 2 +- test/CodeGen/SystemZ/int-div-04.ll | 2 +- test/CodeGen/SystemZ/int-div-05.ll | 2 +- test/CodeGen/SystemZ/int-div-06.ll | 2 +- test/CodeGen/SystemZ/int-mul-08.ll | 2 +- test/CodeGen/SystemZ/int-mul-10.ll | 2 +- test/CodeGen/SystemZ/pr32505.ll | 4 +- test/CodeGen/WebAssembly/call.ll | 2 +- .../WebAssembly/function-bitcasts-varargs.ll | 31 + test/CodeGen/WebAssembly/function-bitcasts.ll | 22 +- test/CodeGen/X86/2010-03-05-EFLAGS-Redef.ll | 2 +- test/CodeGen/X86/2010-04-08-CoalescerBug.ll | 4 +- test/CodeGen/X86/2010-05-12-FastAllocKills.ll | 22 +- test/CodeGen/X86/2010-05-28-Crash.ll | 2 +- test/CodeGen/X86/2010-06-01-DeadArg-DbgInfo.ll | 2 +- test/CodeGen/X86/GlobalISel/add-scalar.ll | 10 +- test/CodeGen/X86/GlobalISel/ext-x86-64.ll | 2 +- test/CodeGen/X86/GlobalISel/ext.ll | 4 +- test/CodeGen/X86/GlobalISel/gep.ll | 4 +- test/CodeGen/X86/add-sub-nsw-nuw.ll | 2 +- test/CodeGen/X86/add.ll | 4 +- test/CodeGen/X86/addcarry.ll | 2 +- test/CodeGen/X86/anyext.ll | 8 +- test/CodeGen/X86/atomic-eflags-reuse.ll | 2 +- test/CodeGen/X86/avx-cast.ll | 14 +- test/CodeGen/X86/avx-cmp.ll | 2 +- test/CodeGen/X86/avx-intrinsics-fast-isel.ll | 56 +- test/CodeGen/X86/avx-intrinsics-x86-upgrade.ll | 4 +- test/CodeGen/X86/avx-load-store.ll | 28 +- test/CodeGen/X86/avx-splat.ll | 2 +- test/CodeGen/X86/avx-vinsertf128.ll | 6 +- test/CodeGen/X86/avx-vzeroupper.ll | 14 +- test/CodeGen/X86/avx2-conversions.ll | 8 +- test/CodeGen/X86/avx2-intrinsics-fast-isel.ll | 4 +- test/CodeGen/X86/avx2-masked-gather.ll | 24 +- test/CodeGen/X86/avx2-shift.ll | 8 +- test/CodeGen/X86/avx2-vector-shifts.ll | 8 +- test/CodeGen/X86/avx512-arith.ll | 24 +- test/CodeGen/X86/avx512-build-vector.ll | 2 +- test/CodeGen/X86/avx512-calling-conv.ll | 8 +- test/CodeGen/X86/avx512-cmp-kor-sequence.ll | 2 +- test/CodeGen/X86/avx512-cvt.ll | 68 +- test/CodeGen/X86/avx512-ext.ll | 28 +- test/CodeGen/X86/avx512-extract-subvector.ll | 4 +- test/CodeGen/X86/avx512-hadd-hsub.ll | 20 +- test/CodeGen/X86/avx512-insert-extract.ll | 104 +- test/CodeGen/X86/avx512-insert-extract_i1.ll | 2 +- test/CodeGen/X86/avx512-intrinsics-upgrade.ll | 36 +- test/CodeGen/X86/avx512-intrinsics.ll | 26 +- test/CodeGen/X86/avx512-mask-op.ll | 128 +- test/CodeGen/X86/avx512-memfold.ll | 2 +- test/CodeGen/X86/avx512-regcall-Mask.ll | 78 +- test/CodeGen/X86/avx512-regcall-NoMask.ll | 32 +- test/CodeGen/X86/avx512-schedule.ll | 64 +- test/CodeGen/X86/avx512-select.ll | 12 +- test/CodeGen/X86/avx512-shift.ll | 10 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 14 +- test/CodeGen/X86/avx512-trunc.ll | 30 +- test/CodeGen/X86/avx512-vbroadcast.ll | 8 +- test/CodeGen/X86/avx512-vec-cmp.ll | 28 +- test/CodeGen/X86/avx512-vec3-crash.ll | 6 +- test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll | 8 +- test/CodeGen/X86/avx512bw-mov.ll | 16 +- test/CodeGen/X86/avx512bwvl-intrinsics-upgrade.ll | 36 +- test/CodeGen/X86/avx512bwvl-intrinsics.ll | 6 +- test/CodeGen/X86/avx512bwvl-vec-test-testn.ll | 24 +- test/CodeGen/X86/avx512dq-intrinsics-upgrade.ll | 12 +- test/CodeGen/X86/avx512dq-intrinsics.ll | 16 +- test/CodeGen/X86/avx512dq-mask-op.ll | 4 +- test/CodeGen/X86/avx512dqvl-intrinsics-upgrade.ll | 8 +- test/CodeGen/X86/avx512dqvl-intrinsics.ll | 16 +- test/CodeGen/X86/avx512f-vec-test-testn.ll | 16 +- test/CodeGen/X86/avx512vl-intrinsics-upgrade.ll | 52 +- test/CodeGen/X86/avx512vl-intrinsics.ll | 8 +- test/CodeGen/X86/avx512vl-vec-cmp.ll | 112 +- test/CodeGen/X86/avx512vl-vec-masked-cmp.ll | 1272 ++++++++++---------- test/CodeGen/X86/avx512vl-vec-test-testn.ll | 64 +- test/CodeGen/X86/base-pointer-and-cmpxchg.ll | 12 +- test/CodeGen/X86/bitcast-and-setcc-128.ll | 66 +- test/CodeGen/X86/bitcast-and-setcc-256.ll | 38 +- test/CodeGen/X86/bitcast-and-setcc-512.ll | 36 +- .../CodeGen/X86/bitcast-int-to-vector-bool-sext.ll | 24 +- .../CodeGen/X86/bitcast-int-to-vector-bool-zext.ll | 30 +- test/CodeGen/X86/bitcast-int-to-vector-bool.ll | 10 +- test/CodeGen/X86/bitcast-int-to-vector.ll | 2 +- test/CodeGen/X86/bitcast-setcc-128.ll | 66 +- test/CodeGen/X86/bitcast-setcc-256.ll | 38 +- test/CodeGen/X86/bitcast-setcc-512.ll | 40 +- test/CodeGen/X86/bitreverse.ll | 14 +- test/CodeGen/X86/bmi-schedule.ll | 24 +- test/CodeGen/X86/bmi.ll | 22 +- test/CodeGen/X86/bool-simplify.ll | 4 +- test/CodeGen/X86/bool-vector.ll | 8 +- test/CodeGen/X86/broadcastm-lowering.ll | 8 +- test/CodeGen/X86/bypass-slow-division-32.ll | 14 +- test/CodeGen/X86/bypass-slow-division-64.ll | 8 +- test/CodeGen/X86/clz.ll | 68 +- test/CodeGen/X86/cmov-into-branch.ll | 2 +- test/CodeGen/X86/cmov-promotion.ll | 8 +- test/CodeGen/X86/cmov.ll | 2 +- test/CodeGen/X86/coalescer-dce.ll | 2 +- test/CodeGen/X86/combine-abs.ll | 4 +- test/CodeGen/X86/compress_expand.ll | 22 +- test/CodeGen/X86/critical-edge-split-2.ll | 2 +- test/CodeGen/X86/ctpop-combine.ll | 2 +- test/CodeGen/X86/dagcombine-cse.ll | 4 +- test/CodeGen/X86/divide-by-constant.ll | 34 +- test/CodeGen/X86/divrem.ll | 4 +- test/CodeGen/X86/divrem8_ext.ll | 36 +- test/CodeGen/X86/eflags-copy-expansion.mir | 2 +- test/CodeGen/X86/extractelement-index.ll | 50 +- test/CodeGen/X86/f16c-intrinsics-fast-isel.ll | 4 +- test/CodeGen/X86/fast-isel-cmp.ll | 8 +- test/CodeGen/X86/fast-isel-nontemporal.ll | 36 +- test/CodeGen/X86/fast-isel-sext-zext.ll | 16 +- test/CodeGen/X86/fast-isel-shift.ll | 24 +- test/CodeGen/X86/fixup-bw-copy.ll | 2 +- test/CodeGen/X86/fp_load_cast_fold.ll | 2 +- test/CodeGen/X86/ghc-cc.ll | 8 +- test/CodeGen/X86/ghc-cc64.ll | 20 +- test/CodeGen/X86/gpr-to-mask.ll | 20 +- test/CodeGen/X86/half.ll | 2 +- test/CodeGen/X86/handle-move.ll | 8 +- test/CodeGen/X86/horizontal-reduce-smax.ll | 96 +- test/CodeGen/X86/horizontal-reduce-smin.ll | 96 +- test/CodeGen/X86/horizontal-reduce-umax.ll | 96 +- test/CodeGen/X86/horizontal-reduce-umin.ll | 96 +- test/CodeGen/X86/iabs.ll | 2 +- test/CodeGen/X86/illegal-bitfield-loadstore.ll | 6 +- test/CodeGen/X86/imul.ll | 4 +- .../X86/inline-asm-avx-v-constraint-32bit.ll | 38 +- test/CodeGen/X86/inline-asm-avx-v-constraint.ll | 38 +- .../CodeGen/X86/inline-asm-avx512f-v-constraint.ll | 18 +- .../X86/inline-asm-avx512vl-v-constraint-32bit.ll | 34 +- .../X86/inline-asm-avx512vl-v-constraint.ll | 34 +- test/CodeGen/X86/inline-asm-fpstack.ll | 6 +- test/CodeGen/X86/inline-asm-stack-realign.ll | 2 +- test/CodeGen/X86/inline-asm-tied.ll | 2 +- test/CodeGen/X86/lea-3.ll | 8 +- test/CodeGen/X86/lea-opt-cse3.ll | 16 +- test/CodeGen/X86/lea32-schedule.ll | 306 ++--- test/CodeGen/X86/loop-search.ll | 6 +- test/CodeGen/X86/lzcnt-schedule.ll | 12 +- test/CodeGen/X86/lzcnt-zext-cmp.ll | 6 +- test/CodeGen/X86/machine-cse.ll | 6 +- test/CodeGen/X86/machine-outliner-tailcalls.ll | 2 +- test/CodeGen/X86/masked_gather_scatter.ll | 124 +- test/CodeGen/X86/masked_memop.ll | 32 +- test/CodeGen/X86/maskmovdqu.ll | 8 +- test/CodeGen/X86/misched-copy.ll | 8 +- test/CodeGen/X86/movmsk.ll | 2 +- test/CodeGen/X86/mul-constant-i16.ll | 180 +-- test/CodeGen/X86/mul-constant-i32.ll | 190 +-- test/CodeGen/X86/mul-constant-result.ll | 48 +- test/CodeGen/X86/negate-i1.ll | 6 +- test/CodeGen/X86/norex-subreg.ll | 8 +- test/CodeGen/X86/oddshuffles.ll | 14 +- test/CodeGen/X86/or-lea.ll | 26 +- test/CodeGen/X86/phys_subreg_coalesce-3.ll | 4 +- test/CodeGen/X86/pmul.ll | 4 +- test/CodeGen/X86/popcnt-schedule.ll | 16 +- test/CodeGen/X86/popcnt.ll | 8 +- test/CodeGen/X86/pr22970.ll | 2 +- test/CodeGen/X86/pr26870.ll | 6 +- test/CodeGen/X86/pr28173.ll | 4 +- test/CodeGen/X86/pr28560.ll | 2 +- test/CodeGen/X86/pr29061.ll | 4 +- test/CodeGen/X86/pr30430.ll | 6 +- test/CodeGen/X86/pr32282.ll | 2 +- test/CodeGen/X86/pr32284.ll | 4 +- test/CodeGen/X86/pr32329.ll | 2 +- test/CodeGen/X86/pr32345.ll | 14 +- test/CodeGen/X86/pr32484.ll | 4 +- test/CodeGen/X86/pr34653.ll | 8 +- test/CodeGen/X86/prolog-push-seq.ll | 2 +- test/CodeGen/X86/promote-vec3.ll | 48 +- test/CodeGen/X86/psubus.ll | 2 +- test/CodeGen/X86/reduce-trunc-shl.ll | 2 +- test/CodeGen/X86/remat-phys-dead.ll | 6 +- test/CodeGen/X86/sar_fold64.ll | 8 +- test/CodeGen/X86/schedule-x86_64.ll | 40 +- test/CodeGen/X86/select.ll | 12 +- test/CodeGen/X86/select_const.ll | 12 +- test/CodeGen/X86/setcc-lowering.ll | 2 +- test/CodeGen/X86/sext-i1.ll | 4 +- test/CodeGen/X86/sha.ll | 8 +- test/CodeGen/X86/shift-combine.ll | 8 +- test/CodeGen/X86/shift-double.ll | 4 +- test/CodeGen/X86/shrink-compare.ll | 4 +- test/CodeGen/X86/shuffle-vs-trunc-256.ll | 10 +- test/CodeGen/X86/sjlj-eh.ll | 8 +- test/CodeGen/X86/sse-regcall.ll | 2 +- test/CodeGen/X86/sse2-schedule.ll | 20 +- test/CodeGen/X86/sse42-schedule.ll | 36 +- test/CodeGen/X86/stackmap-fast-isel.ll | 2 +- test/CodeGen/X86/stackmap-liveness.ll | 20 +- test/CodeGen/X86/statepoint-allocas.ll | 4 +- test/CodeGen/X86/subvector-broadcast.ll | 112 +- test/CodeGen/X86/tailcall-64.ll | 4 +- test/CodeGen/X86/tbm-intrinsics-fast-isel.ll | 8 +- test/CodeGen/X86/tbm_patterns.ll | 10 +- test/CodeGen/X86/umul-with-overflow.ll | 6 +- test/CodeGen/X86/urem-i8-constant.ll | 2 +- test/CodeGen/X86/urem-power-of-two.ll | 12 +- test/CodeGen/X86/vec_fp_to_int.ll | 94 +- test/CodeGen/X86/vec_ins_extract-1.ll | 8 +- test/CodeGen/X86/vec_insert-4.ll | 2 +- test/CodeGen/X86/vec_insert-5.ll | 2 +- test/CodeGen/X86/vec_insert-7.ll | 2 +- test/CodeGen/X86/vec_insert-8.ll | 4 +- test/CodeGen/X86/vec_insert-mmx.ll | 4 +- test/CodeGen/X86/vec_int_to_fp.ll | 186 +-- test/CodeGen/X86/vec_ss_load_fold.ll | 20 +- test/CodeGen/X86/vector-bitreverse.ll | 16 +- test/CodeGen/X86/vector-compare-all_of.ll | 36 +- test/CodeGen/X86/vector-compare-any_of.ll | 36 +- test/CodeGen/X86/vector-compare-results.ll | 44 +- test/CodeGen/X86/vector-extend-inreg.ll | 4 +- test/CodeGen/X86/vector-half-conversions.ll | 122 +- test/CodeGen/X86/vector-lzcnt-128.ll | 16 +- test/CodeGen/X86/vector-lzcnt-256.ll | 16 +- test/CodeGen/X86/vector-popcnt-128.ll | 16 +- test/CodeGen/X86/vector-popcnt-256.ll | 16 +- test/CodeGen/X86/vector-rotate-128.ll | 38 +- test/CodeGen/X86/vector-rotate-256.ll | 38 +- test/CodeGen/X86/vector-sext.ll | 22 +- test/CodeGen/X86/vector-shift-ashr-128.ll | 32 +- test/CodeGen/X86/vector-shift-ashr-256.ll | 28 +- test/CodeGen/X86/vector-shift-lshr-128.ll | 18 +- test/CodeGen/X86/vector-shift-lshr-256.ll | 10 +- test/CodeGen/X86/vector-shift-shl-128.ll | 14 +- test/CodeGen/X86/vector-shift-shl-256.ll | 10 +- test/CodeGen/X86/vector-shuffle-256-v4.ll | 6 +- test/CodeGen/X86/vector-shuffle-512-v16.ll | 4 +- test/CodeGen/X86/vector-shuffle-512-v8.ll | 8 +- test/CodeGen/X86/vector-shuffle-avx512.ll | 84 +- test/CodeGen/X86/vector-shuffle-combining-avx2.ll | 24 +- test/CodeGen/X86/vector-shuffle-v1.ll | 42 +- test/CodeGen/X86/vector-shuffle-variable-128.ll | 228 ++-- test/CodeGen/X86/vector-shuffle-variable-256.ll | 72 +- test/CodeGen/X86/vector-trunc-math.ll | 126 +- test/CodeGen/X86/vector-trunc.ll | 42 +- test/CodeGen/X86/vector-tzcnt-128.ll | 16 +- test/CodeGen/X86/vector-tzcnt-256.ll | 16 +- test/CodeGen/X86/vpshufbitqbm-intrinsics.ll | 2 +- test/CodeGen/X86/vselect-pcmp.ll | 8 +- test/CodeGen/X86/widen_bitops-0.ll | 36 +- test/CodeGen/X86/x86-interleaved-access.ll | 4 +- test/CodeGen/X86/x86-interrupt_cc.ll | 2 +- .../X86/x86-no_caller_saved_registers-preserve.ll | 8 +- test/CodeGen/X86/x86-upgrade-avx2-vbroadcast.ll | 2 +- test/DebugInfo/ARM/PR16736.ll | 2 +- test/DebugInfo/ARM/sdag-split-arg.ll | 4 +- test/DebugInfo/COFF/fpo-csrs.ll | 20 +- test/DebugInfo/COFF/local-variable-gap.ll | 8 +- test/DebugInfo/COFF/pieces.ll | 18 +- test/DebugInfo/COFF/register-variables.ll | 22 +- .../X86/live-debug-vars-unused-arg-debugonly.mir | 8 +- test/DebugInfo/X86/dbg-addr-dse.ll | 4 +- test/DebugInfo/X86/dbg-addr.ll | 2 +- test/DebugInfo/X86/dbg-value-dag-combine.ll | 4 +- test/DebugInfo/X86/dbg-value-frame-index.ll | 2 +- test/DebugInfo/X86/dbg-value-regmask-clobber.ll | 4 +- test/DebugInfo/X86/dbg-value-transfer-order.ll | 2 +- test/DebugInfo/X86/debug-loc-asan.ll | 4 +- test/DebugInfo/X86/live-debug-values.ll | 2 +- test/DebugInfo/X86/live-debug-vars-dse.mir | 4 +- test/DebugInfo/X86/op_deref.ll | 2 +- test/DebugInfo/X86/pieces-4.ll | 2 +- test/DebugInfo/X86/sdag-split-arg.ll | 10 +- test/DebugInfo/X86/spill-indirect-nrvo.ll | 4 +- test/DebugInfo/X86/spill-nontrivial-param.ll | 4 +- test/DebugInfo/X86/spill-nospill.ll | 6 +- test/DebugInfo/X86/vla.ll | 2 +- test/MC/COFF/cv-def-range.s | 2 +- test/MC/X86/x86-64.s | 6 +- 365 files changed, 4176 insertions(+), 4067 deletions(-) create mode 100644 test/CodeGen/AMDGPU/store-weird-sizes.ll create mode 100644 test/CodeGen/WebAssembly/function-bitcasts-varargs.ll