This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from fdcab349326 RISC-V: Add basic XAndes vendor extension support. new e1fb7db6954 RISC-V: Add support for the XAndesperf ISA extension.

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/riscv/andes.def | 10 + gcc/config/riscv/andes.md | 429 +++++++++++++++++++++ gcc/config/riscv/constraints.md | 10 + gcc/config/riscv/iterators.md | 15 + gcc/config/riscv/predicates.md | 42 ++ gcc/config/riscv/riscv-builtins.cc | 6 + gcc/config/riscv/riscv-ftypes.def | 1 + gcc/config/riscv/riscv.cc | 32 ++ gcc/config/riscv/riscv.md | 17 +- gcc/config/riscv/vector-iterators.md | 2 +- gcc/testsuite/gcc.target/riscv/riscv.exp | 2 + .../gcc.target/riscv/xandes/xandesperf-1.c | 13 + .../gcc.target/riscv/xandes/xandesperf-10.c | 32 ++ .../gcc.target/riscv/xandes/xandesperf-11.c | 32 ++ .../gcc.target/riscv/xandes/xandesperf-2.c | 13 + .../gcc.target/riscv/xandes/xandesperf-3.c | 11 + .../gcc.target/riscv/xandes/xandesperf-4.c | 11 + .../gcc.target/riscv/xandes/xandesperf-5.c | 11 + .../gcc.target/riscv/xandes/xandesperf-6.c | 18 + .../gcc.target/riscv/xandes/xandesperf-7.c | 22 ++ .../gcc.target/riscv/xandes/xandesperf-8.c | 26 ++ .../gcc.target/riscv/xandes/xandesperf-9.c | 31 ++ 22 files changed, 779 insertions(+), 7 deletions(-) create mode 100644 gcc/config/riscv/andes.def create mode 100644 gcc/config/riscv/andes.md create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-10.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-11.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-6.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-7.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-8.c create mode 100644 gcc/testsuite/gcc.target/riscv/xandes/xandesperf-9.c