[gcc] branch master updated (e2e01a893c1 -> d6f31c8d579) - Tcwg-commits

4 Sep 2025


      This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from  e2e01a893c1 aarch64: Adjust aarch64/spaceship_1.C testcase for recent c [...]
       new  66309452125 RISC-V: Combine vec_duplicate + vmadd.vv to vmadd.vx on GR2VR cost
       new  927ba84ec20 RISC-V: Adjust the vmacc.vx combine test cases
       new  0f65bb76534 RISC-V: Add test for vec_duplicate + vmadd.vv signed combin [...]
       new  d6f31c8d579 RISC-V: Add test for vec_duplicate + vmadd.vv unsigned comb [...]
The 4 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 gcc/config/riscv/autovec-opt.md                    |   6 +-
 gcc/config/riscv/vector.md                         | 172 +++++-----
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i16.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i32.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i64.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i8.c   |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u16.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u32.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u64.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u8.c   |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i16.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i32.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i64.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i8.c   |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u16.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u32.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u64.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u8.c   |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i16.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i32.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i64.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i8.c   |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u16.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u32.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u64.c  |   1 +
 .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u8.c   |   1 +
 .../riscv/rvv/autovec/vx_vf/vx_ternary.h           |  25 +-
 .../riscv/rvv/autovec/vx_vf/vx_ternary_data.h      | 368 +++++++++++++++++++++
 .../{vx_vmacc-run-1-i16.c => vx_vmadd-run-1-i16.c} |   6 +-
 .../{vx_vmacc-run-1-i32.c => vx_vmadd-run-1-i32.c} |   6 +-
 .../{vx_vmacc-run-1-i64.c => vx_vmadd-run-1-i64.c} |   6 +-
 .../{vx_vmacc-run-1-i8.c => vx_vmadd-run-1-i8.c}   |   6 +-
 .../{vx_vmacc-run-1-u16.c => vx_vmadd-run-1-u16.c} |   6 +-
 .../{vx_vmacc-run-1-u32.c => vx_vmadd-run-1-u32.c} |   6 +-
 .../{vx_vmacc-run-1-u64.c => vx_vmadd-run-1-u64.c} |   6 +-
 .../{vx_vmacc-run-1-u8.c => vx_vmadd-run-1-u8.c}   |   6 +-
 36 files changed, 530 insertions(+), 113 deletions(-)
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-i16.c => vx_ [...]
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-i32.c => vx_ [...]
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-i64.c => vx_ [...]
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-i8.c => vx_v [...]
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-u16.c => vx_ [...]
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-u32.c => vx_ [...]
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-u64.c => vx_ [...]
 copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vmacc-run-1-u8.c => vx_v [...]
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.