This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 6ebef00 add minimal test to show dropped metadata new 001d688 [LowerGuardIntrinsics] Preserve calling conv when lowering new 6ab99c7 AMDGPU/SI: Enable the post-ra scheduler

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 11 ++ lib/Target/AMDGPU/CMakeLists.txt | 1 + lib/Target/AMDGPU/GCNHazardRecognizer.cpp | 182 +++++++++++++++++++++ lib/Target/AMDGPU/GCNHazardRecognizer.h | 59 +++++++ lib/Target/AMDGPU/SIInstrInfo.cpp | 38 ++++- lib/Target/AMDGPU/SIInstrInfo.h | 21 +++ lib/Target/AMDGPU/SIRegisterInfo.cpp | 27 ++- lib/Target/AMDGPU/SIRegisterInfo.h | 2 + lib/Target/AMDGPU/SISchedule.td | 1 + lib/Transforms/Scalar/LowerGuardIntrinsic.cpp | 2 + test/CodeGen/AMDGPU/addrspacecast.ll | 6 +- test/CodeGen/AMDGPU/and.ll | 2 +- test/CodeGen/AMDGPU/captured-frame-index.ll | 14 +- test/CodeGen/AMDGPU/fract.f64.ll | 30 ++-- test/CodeGen/AMDGPU/half.ll | 4 +- test/CodeGen/AMDGPU/insert_vector_elt.ll | 8 +- .../AMDGPU/invariant-load-no-alias-store.ll | 4 +- test/CodeGen/AMDGPU/llvm.AMDGPU.rsq.clamped.f64.ll | 2 +- test/CodeGen/AMDGPU/llvm.AMDGPU.rsq.clamped.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.buffer.atomic.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.rsq.clamp.ll | 8 +- test/CodeGen/AMDGPU/llvm.round.f64.ll | 2 +- test/CodeGen/AMDGPU/llvm.round.ll | 6 +- test/CodeGen/AMDGPU/mad-combine.ll | 8 +- .../AMDGPU/move-addr64-rsrc-dead-subreg-writes.ll | 4 +- test/CodeGen/AMDGPU/setcc-opt.ll | 12 +- test/CodeGen/AMDGPU/shift-and-i128-ubfe.ll | 8 +- test/CodeGen/AMDGPU/shift-and-i64-ubfe.ll | 2 +- test/CodeGen/AMDGPU/shift-i64-opts.ll | 18 +- test/CodeGen/AMDGPU/si-spill-sgpr-stack.ll | 6 + test/CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll | 6 +- test/CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 4 +- test/CodeGen/AMDGPU/trunc.ll | 2 +- test/CodeGen/AMDGPU/uniform-cfg.ll | 12 +- .../vgpr-spill-emergency-stack-slot-compute.ll | 12 +- .../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 11 +- .../LowerGuardIntrinsic/with-calling-conv.ll | 15 ++ 37 files changed, 443 insertions(+), 117 deletions(-) create mode 100644 lib/Target/AMDGPU/GCNHazardRecognizer.cpp create mode 100644 lib/Target/AMDGPU/GCNHazardRecognizer.h create mode 100644 test/Transforms/LowerGuardIntrinsic/with-calling-conv.ll