This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 34701fe95d3 Daily bump. new 63a8128218c Refactor CTZ detection in forwprop new 10adbc54a5e Use ranger for table based CTZ detection new c6eb92973ea tree-optimization/120032 - matching of table based CLZ new 4a80eaefd93 tree-optimization/120032 - CLZ matching, fallback for missi [...] new f0cd40f71ba RISC-V: Support -mcpu for XiangShan Kunminghu cpu.

The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/riscv/riscv-cores.def | 14 ++ gcc/doc/invoke.texi | 4 +- gcc/match.pd | 48 +++- gcc/testsuite/gcc.target/i386/pr120032-1.c | 22 ++ gcc/testsuite/gcc.target/i386/pr120032-2.c | 22 ++ gcc/testsuite/gcc.target/i386/pr120032-3.c | 20 ++ .../gcc.target/riscv/mcpu-xiangshan-kunminghu.c | 95 +++++++ gcc/tree-ssa-forwprop.cc | 272 +++++++++++++-------- 8 files changed, 389 insertions(+), 108 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr120032-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr120032-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr120032-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/mcpu-xiangshan-kunminghu.c