This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...] new 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...]

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/ChangeLog | 121 +++++ gcc/config/arm/arm_mve.h | 497 +++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 23 + gcc/config/arm/mve.md | 276 +++++++++++- gcc/testsuite/ChangeLog | 53 +++ .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 5 +- .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 5 +- .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 5 +- .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 5 +- .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 5 +- .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 5 +- .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 5 +- .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 5 +- .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 5 +- .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 5 +- .../vldrdq_gather_shifted_offset_z_s64.c | 5 +- .../vldrdq_gather_shifted_offset_z_u64.c | 5 +- .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 5 +- .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 5 +- .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 5 +- .../vldrhq_gather_shifted_offset_z_f16.c | 5 +- .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 5 +- .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 5 +- .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 5 +- .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 5 +- .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 5 +- .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 5 +- .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 5 +- .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 5 +- .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 5 +- .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 5 +- .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 5 +- .../vldrwq_gather_shifted_offset_z_f32.c | 5 +- .../vldrwq_gather_shifted_offset_z_s32.c | 5 +- .../vldrwq_gather_shifted_offset_z_u32.c | 5 +- .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 + .../arm/mve/intrinsics/{vstrbq_s8.c => vst1q_s8.c} | 4 +- .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 + .../arm/mve/intrinsics/{vstrbq_u8.c => vst1q_u8.c} | 4 +- .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 + .../vstrhq_scatter_shifted_offset_p_s16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s32.c | 22 + .../vstrhq_scatter_shifted_offset_p_u16.c | 22 + .../vstrhq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 + 75 files changed, 1898 insertions(+), 66 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vstrbq_s8.c => vst1q_s8.c} (88%) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vstrbq_u8.c => vst1q_u8.c} (88%) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c