[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allnoconfig updated (ce6c95aacae -> f424d51c3e1)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allnoconfig
in repository toolchain/ci/llvm-project.
from ce6c95aacae [InstCombine] Move test to instcombine; NFC
adds fcba7c3534f [OPENMP50]Initial support for scan directive.
adds 7f764fa18f6 [ValueTracking] Add some initial isKnownNonZero DemandedElt [...]
adds a4edea29be2 Fix `-Wunused-variable` warning. NFC.
adds ece6cf0fa56 [DSE,MSSA] Precommit additional tests for D73763.
adds 7a85e3585ec [ARM,CDE] Implement GPR CDE intrinsics
adds d22e6617125 [ARM,CDE] Implement CDE S and D-register intrinsics
adds 969034b8603 [ARM,CDE] Implement CDE unpredicated Q-register intrinsics
adds 6ae3eff8baa [ARM,CDE] Implement CDE vreinterpret intrinsics
adds 6e34e71869a [AMDGPU] Enable divergence driven ISel for ADD/SUB i64
adds f8352502a35 [scudo][standalone] Allow fallback to secondary if primary is full
adds 53d6b156bbb AMDGPU: Add more tests for fshr
adds a950e3beefd AMDGPU: Move towards deprecating alignbit intrinsic
adds d168b777803 [DAGCombiner] Fix non-determinism problem related to argume [...]
adds fc902cb6e2b [PowerPC][AIX][NFC] Add zero-sized by val params to cc test.
adds 94061df6e5f [analyzer] StdLibraryFunctionsChecker: Add argument constraints
adds eddede9d518 [Syntax] Test both the default and windows target platforms [...]
adds 45a9945b9ea [ARM,MVE] Add ACLE intrinsics for the vminv/vmaxv family.
adds 1adfa4c9916 [ARM,MVE] Add ACLE intrinsics for the vaddv/vaddlv family.
adds 34659de5fdd [InstCombine][X86] simplifyX86immShift - convert variable i [...]
adds ffcc076a2b2 [[Clang CallGraph]] CallGraph should still record calls to decls.
adds ce5173c0e17 Use FinishThunk to finish musttail thunks
adds 32fbea15485 [X86] Prevent (bitcast (broadcast_load)) combine from produ [...]
adds 56122fcd641 [PowerPC][AIX][NFC] Extend the test coverage of ByVal args.
adds edcfb47ff6d [DAGCombiner] Do not fold truncate(build_vector(..)) if it [...]
adds ededa65d559 [analyzer] StdLibraryFunctionsChecker: Add NotNull Arg Constraint
adds f59bb40e361 Attempt to fix failing build-bot with [-Werror,-Wcovered-sw [...]
adds 942afe0cb2a [mlir/quant] fix a small typo in the quant utility
adds 0b18b568e91 [lldb-vscode] Don't use SBLaunchInfo in request_attach
adds 3205d1a8603 [InstCombine] Handle known shl nsw sign bit in SimplifyDemanded
adds 5de4ba1770f Cleanup the plumbing for DILineInfoSpecifier. [NFC - Try 2]
adds 18e8f27ad87 Add missing module map entry
adds 462db62053f [mlir][AVX512] Start a primitive AVX512 dialect
adds 636665331bb PR45181: Fix another invalid DIExpression combination
adds fe5937cb33b [llc] Initialize TargetLoweringObjectFile for MIR input
adds 7899fe9da8d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds 06dea73307e [OPENMP50]Initial support for inclusive clause.
adds 7efbd851adf [libc++] Add a new FILE_DEPENDENCIES parser
adds 25294708f5e [libc] NFC - Move the round redirector from its own nested [...]
adds 4716ebb823e [ADT] CoalescingBitVector: Avoid initial heap allocation, NFC
adds a3fd1a1c744 [ADT] CoalescingBitVector: Add advanceToLowerBound iterator [...]
adds a2459433551 [LiveDebugValues] Speed up collectIDsForRegs, NFC
adds 7ec24448801 unittest: Work around build failure on MSVC builders
adds 9b95929a26e [OPENMP50]Do not allow several scan directives in the same [...]
adds 2b52e4e629e [InstCombine] Remove known bits constant folding
adds be4e9db5799 [mlir][Linalg] NFC: Clean up for 0-D abstraction.
adds 08a9147349e [mlir][LLVMIR] Fix fusion for rank-0 tensors
adds fe5599eac6a [llvm-ar] Use target triple to deduce archive kind for bitc [...]
adds 40fc80a0232 [mlir][AVX512] Hotfix - Fix CMake Doc generation dependence
adds 6385c2ab8ff [AppleObjCRuntimeV2] Force lazily allocated class names to [...]
adds 696ae6f7d8e [StopHook] Use wildcard matching. Pointed out by Jim Ingham.
adds 417d69595f0 [InstSimplify] Reorder checks to be more efficient; NFC
adds 079c6ddaf53 Correctly initialize the DW_AT_comp_dir attribute of Clang [...]
adds 97f490d87b2 Don't set the isOptimized flag in module skeleton DICompileUnits.
adds dc4259d5a38 [c++20] Further extend the set of comparisons broken by C++ [...]
adds e708471395b [mlir][NFC] Cleanup AffineOps directory structure
adds 576105c322b [lldb-vscode] stop read loop after termination
adds 2dec82652e4 Create basic SBEnvironment class
adds 1993f95f2b1 [ValueTracking][SVE] Fix getOffsetFromIndex for scalable vector.
adds fc8a009bf39 Clean up and simplify after collision of c48442c and 19fccc [...]
adds df4cc35efd0 [VE] Fix -Wunused-private-field after D72598 and -Wdeprecat [...]
adds 43580a5c5af Allow remapping Clang module skeleton CU references with -f [...]
adds f75f19c2374 [Clang][test] Add .i files for test discovery
adds 0a42c9bfe4e Enable CUDA offloading on aarch64 host
adds 479ee110615 [mlir] [VectorOps] Introduce vector.transpose
adds e22fe98d059 [libc++] Make the %run substitution closer to how .pass.cpp [...]
adds 6725c4836a5 Allow remapping the sysroot with -fdebug-prefix-map.
adds 556b917fffc [clang-tidy] Merge common code between llvmlibc-restrict-sy [...]
adds bde15de3cab Revert "Allow remapping the sysroot with -fdebug-prefix-map."
adds ceae47143b1 Allow remapping the sysroot with -fdebug-prefix-map.
adds 0feaf22c8a7 [libc++] Properly handle environment variables with '=' in them
adds 6aef702ab63 [mlir][AVX512] Hotfix - Add cmake dependence on MLIRSideEffects
adds aa1e0e01d89 [MLIR] Fix Xcode build due to incorrect library path
adds 0e916bf9f5e Driver: Improve performance of getSDKName()
adds 0a5fbf30937 Temporarily Revert "Create basic SBEnvironment class"
adds 4f5af9d70dc [ValueTracking] Fix usage of DataLayout::getTypeStoreSize()
adds 141e5890d81 [MLIR] Add an IfOp builder with results
adds 298527587c7 [libomptarget][nfc] Disable amdgcn rtl build. The cmake log [...]
adds 1ae737a7c6a [libc++] Temporarily disable an availability test that is broken
adds fc7233d7744 Temporarily Revert "[X86] Reland D71360 Clean up UseInitArr [...]
adds be10b7e43a3 Use values cached in ConstantExprs for expression evaluatio [...]
adds d35a454170d [CodeGen] Emit destructor calls to destruct non-trivial C s [...]
adds 09c8845adfd [lldb]/Tablegen] Use ElementType instead of DefaultValueUnsinged
adds ced7617c385 PR45267: Don't reject pure-specifiers with escaped newlines [...]
adds a299178ae77 [cmake] Fix -stripped for umbrella library install targets
adds a8c22ba4162 [lldb-vscode] Add missing launchCommands entry in the package.json
adds 4ec6ebabfc3 [lldb-vscode] Add inheritEnvironment option
adds 34c0759f846 Create basic SBEnvironment class
adds c85bf7cfa8b Revert "[lldb-vscode] Add inheritEnvironment option"
adds e292cdfb338 Revert "[lldb-vscode] Add missing launchCommands entry in t [...]
adds 7ece7c0faae Revert "Create basic SBEnvironment class"
adds 85c30f3374d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds de6cd3e836e [WebAssembly] Add SIMD integer abs builtins
adds c6d799156a0 [clangd] Skip ClangdVFSTest.TestStackOverflow when address [...]
new c5fd9e3888d [DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecu [...]
new 0f4c70dd3ec [clang-tidy] Add spuriously-wake-up-functions check
new b6d9bfd180c [gn build] Port 0f4c70dd3ec
new ff3aae69084 Fix Wdocumentation warning. NFCI.
new a6787244010 Fix Wdocumentation warning. NFCI.
new 770df904512 [clang-tidy] my work: fix sphinx docs
new f00a4b531a5 [InstCombine][X86] simplifyX86immShift - remove ConstantAgg [...]
new d5d8569df14 Fix static analysis warnings about classes with virtual met [...]
new f9a8650578d Revert rGd5d8569df14e95e2c53d167bd1b37995bcbec565 "Fix stat [...]
new d260a10d98d [clang] Fix crash during template sema checking
new 49ccb32fd41 Update ConversionToLLVMDialect.md
new f424d51c3e1 Revert rGe6a7e3b5e3e7 "[X86][SSE] matchShuffleWithSHUFPD - [...]
The 12 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
.../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 +
.../clang-tidy/bugprone/CMakeLists.txt | 1 +
.../bugprone/SpuriouslyWakeUpFunctionsCheck.cpp | 108 +++
.../bugprone/SpuriouslyWakeUpFunctionsCheck.h | 37 +
.../clang-tidy/cert/CERTTidyModule.cpp | 7 +
.../clang-tidy/llvmlibc/CMakeLists.txt | 1 +
.../llvmlibc/RestrictSystemLibcHeadersCheck.cpp | 26 +-
.../llvmlibc/RestrictSystemLibcHeadersCheck.h | 6 +-
.../portability/RestrictSystemIncludesCheck.cpp | 36 -
.../portability/RestrictSystemIncludesCheck.h | 43 +-
clang-tools-extra/clangd/unittests/ClangdTests.cpp | 4 +
clang-tools-extra/docs/ReleaseNotes.rst | 18 +
.../bugprone-spuriously-wake-up-functions.rst | 29 +
.../docs/clang-tidy/checks/cert-con36-c.rst | 10 +
.../docs/clang-tidy/checks/cert-con54-cpp.rst | 10 +
clang-tools-extra/docs/clang-tidy/checks/list.rst | 5 +-
.../llvmlibc-restrict-system-libc-headers.rst | 15 +
.../checkers/Inputs/llvmlibc/system/math.h | 0
.../checkers/Inputs/llvmlibc/transitive.h | 1 -
.../bugprone-spuriously-wake-up-functions.c | 164 ++++
.../bugprone-spuriously-wake-up-functions.cpp | 191 +++++
...ibc-restrict-system-libc-headers-transitive.cpp | 8 -
.../llvmlibc-restrict-system-libc-headers.cpp | 6 +-
clang/CMakeLists.txt | 1 +
clang/include/clang-c/Index.h | 6 +-
clang/include/clang/AST/Expr.h | 3 +
clang/include/clang/AST/OpenMPClause.h | 74 ++
clang/include/clang/AST/RecursiveASTVisitor.h | 10 +
clang/include/clang/AST/StmtOpenMP.h | 57 ++
clang/include/clang/Analysis/CallGraph.h | 5 +
clang/include/clang/Basic/BuiltinsWebAssembly.def | 4 +
clang/include/clang/Basic/DiagnosticSemaKinds.td | 26 +-
clang/include/clang/Basic/OpenMPKinds.def | 8 +
clang/include/clang/Basic/StmtNodes.td | 1 +
clang/include/clang/Basic/arm_cde.td | 159 +++-
clang/include/clang/Basic/arm_mve.td | 66 +-
clang/include/clang/Sema/Overload.h | 8 +
clang/include/clang/Sema/Sema.h | 9 +
clang/include/clang/Serialization/ASTBitCodes.h | 1 +
.../clang/StaticAnalyzer/Checkers/Checkers.td | 7 +
clang/lib/AST/Expr.cpp | 8 +-
clang/lib/AST/ExprConstant.cpp | 9 +-
clang/lib/AST/OpenMPClause.cpp | 28 +
clang/lib/AST/StmtOpenMP.cpp | 21 +
clang/lib/AST/StmtPrinter.cpp | 5 +
clang/lib/AST/StmtProfile.cpp | 7 +
clang/lib/Analysis/CallGraph.cpp | 6 +-
clang/lib/Basic/OpenMPKinds.cpp | 15 +
clang/lib/CodeGen/CGBuiltin.cpp | 9 +
clang/lib/CodeGen/CGCall.cpp | 5 +
clang/lib/CodeGen/CGCall.h | 33 +-
clang/lib/CodeGen/CGClass.cpp | 4 +-
clang/lib/CodeGen/CGDebugInfo.cpp | 18 +-
clang/lib/CodeGen/CGExprAgg.cpp | 21 +-
clang/lib/CodeGen/CGExprConstant.cpp | 4 +-
clang/lib/CodeGen/CGOpenMPRuntime.cpp | 5 +
clang/lib/CodeGen/CGOpenMPRuntimeNVPTX.cpp | 4 +
clang/lib/CodeGen/CGStmt.cpp | 3 +
clang/lib/CodeGen/CGStmtOpenMP.cpp | 1 +
clang/lib/CodeGen/CGVTables.cpp | 8 +-
clang/lib/Driver/ToolChains/Darwin.cpp | 4 +-
clang/lib/Parse/ParseDecl.cpp | 9 +-
clang/lib/Parse/ParseDeclCXX.cpp | 2 +-
clang/lib/Parse/ParseOpenMP.cpp | 13 +-
clang/lib/Sema/SemaChecking.cpp | 13 +-
clang/lib/Sema/SemaDecl.cpp | 3 +
clang/lib/Sema/SemaDeclCXX.cpp | 1 -
clang/lib/Sema/SemaExceptionSpec.cpp | 1 +
clang/lib/Sema/SemaExpr.cpp | 12 +-
clang/lib/Sema/SemaExprCXX.cpp | 3 +
clang/lib/Sema/SemaOpenMP.cpp | 105 ++-
clang/lib/Sema/SemaOverload.cpp | 111 ++-
clang/lib/Sema/TreeTransform.h | 38 +
clang/lib/Serialization/ASTReader.cpp | 13 +
clang/lib/Serialization/ASTReaderStmt.cpp | 12 +
clang/lib/Serialization/ASTWriter.cpp | 7 +
clang/lib/Serialization/ASTWriterStmt.cpp | 7 +
.../Checkers/StdLibraryFunctionsChecker.cpp | 218 +++++-
clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 1 +
clang/test/Analysis/analyzer-enabled-checkers.c | 1 +
clang/test/Analysis/debug-CallGraph.cpp | 5 +-
.../std-c-library-functions-arg-constraints.c | 87 +++
clang/test/Analysis/std-c-library-functions.c | 39 +-
.../over.match.funcs/over.match.oper/p3-2a.cpp | 18 +-
.../over.match.funcs/over.match.oper/p9-2a.cpp | 20 +-
clang/test/CodeGen/arm-cde-gpr.c | 146 +++-
clang/test/CodeGen/arm-cde-reinterpret.c | 78 ++
clang/test/CodeGen/arm-cde-vec.c | 104 +++
clang/test/CodeGen/arm-cde-vfp.c | 145 ++++
clang/test/CodeGen/arm-mve-intrinsics/vaddv.c | 470 +++++++++++
clang/test/CodeGen/arm-mve-intrinsics/vminvq.c | 832 +++++++++++++++++++-
clang/test/CodeGen/builtins-wasm.c | 24 +
clang/test/CodeGen/debug-prefix-map.c | 2 +
clang/test/CodeGenCXX/ms-thunks-ehspec.cpp | 27 +
clang/test/CodeGenCXX/thunks-ehspec.cpp | 29 +
clang/test/CodeGenObjC/arc.m | 11 +-
clang/test/CodeGenObjC/strong-in-c-struct.m | 79 ++
clang/test/Modules/ExtDebugInfo.m | 7 +-
clang/test/Modules/debug-info-moduleimport.m | 27 +-
clang/test/OpenMP/nesting_of_regions.cpp | 374 ++++++++-
clang/test/OpenMP/scan_ast_print.cpp | 50 ++
clang/test/OpenMP/scan_messages.cpp | 164 ++++
clang/test/PCH/debug-info-pch-path.c | 4 +-
clang/test/Parser/cxx-class.cpp | 4 +-
clang/test/Sema/arm-cde-immediates.c | 135 +++-
...-memcpy-inline.c => builtins-memcpy-inline.cpp} | 6 +
clang/test/lit.cfg.py | 2 +-
clang/tools/libclang/CIndex.cpp | 10 +
clang/tools/libclang/CXCursor.cpp | 3 +
clang/unittests/Tooling/Syntax/TreeTest.cpp | 48 +-
clang/utils/TableGen/MveEmitter.cpp | 45 +-
compiler-rt/lib/scudo/standalone/combined.h | 21 +-
.../lib/scudo/standalone/tests/combined_test.cpp | 31 +-
libc/src/math/CMakeLists.txt | 15 +-
libc/src/math/{round => }/round.cpp | 2 +-
libc/src/math/{round => }/round.h | 0
libc/src/math/round/CMakeLists.txt | 14 -
libc/src/math/{round => }/round_redirector.cpp | 0
.../fstreams/ifstream.cons/wchar_pointer.pass.cpp | 2 +
.../ifstream.members/open_wchar_pointer.pass.cpp | 2 +
.../libcxx/selftest/test.file_dependencies.sh.cpp | 13 +-
.../charconv.to.chars/availability.fail.cpp | 3 +
.../fstreams/filebuf.virtuals/seekoff.pass.cpp | 2 +
.../fstreams/filebuf.virtuals/underflow.pass.cpp | 1 +
.../fstreams/ifstream.assign/member_swap.pass.cpp | 2 +
.../fstreams/ifstream.assign/move_assign.pass.cpp | 1 +
.../ifstream.assign/nonmember_swap.pass.cpp | 2 +
.../fstreams/ifstream.cons/move.pass.cpp | 1 +
.../fstreams/ifstream.cons/path.pass.cpp | 1 +
.../fstreams/ifstream.cons/pointer.pass.cpp | 2 +
.../fstreams/ifstream.cons/string.pass.cpp | 2 +
.../fstreams/ifstream.members/close.pass.cpp | 2 +
.../fstreams/ifstream.members/open_path.pass.cpp | 1 +
.../ifstream.members/open_pointer.pass.cpp | 2 +
.../fstreams/ifstream.members/open_string.pass.cpp | 2 +
.../fstreams/ifstream.members/rdbuf.pass.cpp | 2 +
.../conversions.buffer/pbackfail.pass.cpp | 2 +
.../conversions.buffer/underflow.pass.cpp | 2 +
libcxx/utils/libcxx/test/config.py | 7 +-
libcxx/utils/libcxx/test/format.py | 23 +-
libcxx/utils/run.py | 45 +-
lldb/include/lldb/Core/PropertiesBase.td | 6 +
.../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 34 +-
.../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 2 +-
lldb/source/Target/TargetProperties.td | 6 +-
.../tools/lldb-vscode/launch/TestVSCode_launch.py | 26 +
.../test/Shell/ExecControl/StopHook/stop-hook.test | 4 +-
lldb/tools/lldb-vscode/lldb-vscode.cpp | 5 +-
lldb/utils/TableGen/LLDBPropertyDefEmitter.cpp | 15 +-
llvm/CMakeLists.txt | 1 +
llvm/include/llvm/ADT/CoalescingBitVector.h | 85 +-
llvm/include/llvm/Analysis/ValueTracking.h | 25 +
llvm/include/llvm/DebugInfo/DIContext.h | 8 +-
llvm/include/llvm/DebugInfo/Symbolize/DIPrinter.h | 8 +-
.../llvm/DebugInfo/Symbolize/SymbolizableModule.h | 5 +-
llvm/include/llvm/DebugInfo/Symbolize/Symbolize.h | 2 +
llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 1 +
llvm/include/llvm/IR/IntrinsicsARM.td | 92 ++-
llvm/include/llvm/Support/TypeSize.h | 3 +
llvm/include/llvm/module.modulemap | 1 +
llvm/lib/Analysis/InstructionSimplify.cpp | 7 +-
llvm/lib/Analysis/ValueTracking.cpp | 109 ++-
llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 27 +-
llvm/lib/CodeGen/LiveDebugValues.cpp | 83 +-
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 20 +-
llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 1 +
llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 6 +-
llvm/lib/DebugInfo/Symbolize/DIPrinter.cpp | 2 -
.../DebugInfo/Symbolize/SymbolizableObjectFile.cpp | 22 +-
.../DebugInfo/Symbolize/SymbolizableObjectFile.h | 4 +-
llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 8 +-
.../lib/Target/AArch64/AArch64TargetObjectFile.cpp | 1 -
llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 10 +-
llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 3 +
llvm/lib/Target/AMDGPU/SIInstructions.td | 1 -
llvm/lib/Target/AMDGPU/VOP3Instructions.td | 2 +-
llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 106 +++
llvm/lib/Target/ARM/ARMISelLowering.cpp | 78 +-
llvm/lib/Target/ARM/ARMISelLowering.h | 16 +-
llvm/lib/Target/ARM/ARMInstrCDE.td | 93 +++
llvm/lib/Target/ARM/ARMInstrMVE.td | 258 +++---
llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h | 2 +-
.../lib/Target/Hexagon/HexagonTargetObjectFile.cpp | 1 -
llvm/lib/Target/Lanai/LanaiTargetObjectFile.cpp | 1 -
llvm/lib/Target/Mips/MipsTargetObjectFile.cpp | 1 -
llvm/lib/Target/PowerPC/PPCTargetObjectFile.cpp | 1 -
llvm/lib/Target/RISCV/RISCVTargetObjectFile.cpp | 1 -
llvm/lib/Target/Sparc/SparcTargetObjectFile.cpp | 1 -
llvm/lib/Target/VE/VEFrameLowering.cpp | 6 +-
llvm/lib/Target/VE/VEInstrInfo.cpp | 3 +-
llvm/lib/Target/VE/VEInstrInfo.h | 1 -
llvm/lib/Target/X86/X86ISelLowering.cpp | 36 +-
llvm/lib/Target/X86/X86TargetMachine.cpp | 12 +-
llvm/lib/Target/X86/X86TargetObjectFile.cpp | 26 +-
llvm/lib/Target/X86/X86TargetObjectFile.h | 24 +-
.../Transforms/InstCombine/InstCombineCalls.cpp | 54 +-
.../InstCombine/InstCombineSimplifyDemanded.cpp | 14 +
.../InstCombine/InstructionCombining.cpp | 22 +-
.../CodeGen/AArch64/dag-combine-trunc-build-vec.ll | 48 ++
llvm/test/CodeGen/AMDGPU/bypass-div.ll | 36 +-
llvm/test/CodeGen/AMDGPU/fshr.ll | 870 ++++++++++++++++++++-
llvm/test/CodeGen/AMDGPU/sdiv64.ll | 14 +-
llvm/test/CodeGen/AMDGPU/srem64.ll | 14 +-
llvm/test/CodeGen/AMDGPU/udiv64.ll | 12 +-
llvm/test/CodeGen/AMDGPU/urem64.ll | 10 +-
llvm/test/CodeGen/PowerPC/aix-cc-byval.ll | 55 +-
llvm/test/CodeGen/Thumb2/cde-gpr.ll | 189 +++++
llvm/test/CodeGen/Thumb2/cde-vec.ll | 114 +++
llvm/test/CodeGen/Thumb2/cde-vfp.ll | 198 +++++
llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddv.ll | 416 ++++++++++
llvm/test/CodeGen/Thumb2/mve-intrinsics/vminvq.ll | 849 +++++++++++++++++++-
llvm/test/CodeGen/X86/constructor.ll | 1 +
llvm/test/CodeGen/X86/fdiv.ll | 24 +
llvm/test/CodeGen/X86/funnel-shift.ll | 64 ++
llvm/test/CodeGen/X86/init-priority.ll | 2 +-
llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 2 +-
llvm/test/DebugInfo/X86/pr45181.ll | 306 ++++++++
.../MSSA/memset-unknown-sizes.ll | 71 ++
.../MSSA/multiblock-multipath.ll | 76 ++
.../MSSA/multiblock-overlap.ll | 112 +++
.../InstCombine/X86/x86-vector-shifts.ll | 57 +-
llvm/test/Transforms/InstCombine/assume.ll | 16 +-
.../Transforms/InstCombine/known-signbit-shift.ll | 16 +-
.../InstCombine/out-of-bounds-indexes.ll | 29 +-
llvm/test/Transforms/InstCombine/phi-shifts.ll | 22 +-
llvm/test/Transforms/InstSimplify/compare.ll | 15 +-
.../MemCpyOpt/store-to-memset-is-nonzero-type.ll | 73 ++
llvm/test/Transforms/MemCpyOpt/vscale-memset.ll | 115 +++
llvm/test/tools/llvm-ar/lto-kind-from-triple.test | 26 +
llvm/tools/llc/llc.cpp | 3 +
llvm/tools/llvm-ar/llvm-ar.cpp | 23 +-
llvm/tools/llvm-symbolizer/llvm-symbolizer.cpp | 5 +-
llvm/unittests/ADT/CoalescingBitVectorTest.cpp | 76 +-
.../DebugInfo/DWARF/DWARFDebugLineTest.cpp | 7 +-
.../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 +
mlir/cmake/modules/AddMLIR.cmake | 6 +-
mlir/docs/ConversionToLLVMDialect.md | 14 +-
mlir/docs/Interfaces.md | 2 +-
mlir/docs/Tutorials/Toy/Ch-5.md | 2 +-
mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 4 +-
mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 4 +-
mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 2 +-
mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 4 +-
mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 2 +-
.../Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.h | 29 +
mlir/include/mlir/Dialect/AVX512/AVX512.td | 99 +++
mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h | 31 +
mlir/include/mlir/Dialect/AVX512/CMakeLists.txt | 1 +
.../mlir/Dialect/{Shape => Affine}/CMakeLists.txt | 0
.../Dialect/{AffineOps => Affine}/EDSC/Builders.h | 8 +-
.../{AffineOps => Affine}/EDSC/Intrinsics.h | 6 +-
.../Dialect/{AffineOps => Affine/IR}/AffineOps.h | 8 +-
.../Dialect/{AffineOps => Affine/IR}/AffineOps.td | 8 +-
.../{AffineOps => Affine/IR}/AffineOpsBase.td | 0
.../{AffineOps => Affine/IR}/AffineValueMap.h | 6 +-
.../{AffineOps => Affine/IR}/CMakeLists.txt | 0
mlir/include/mlir/Dialect/Affine/Passes.h | 48 ++
mlir/include/mlir/Dialect/CMakeLists.txt | 3 +-
mlir/include/mlir/Dialect/LLVMIR/CMakeLists.txt | 6 +
mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512.td | 52 ++
.../mlir/Dialect/LLVMIR/LLVMAVX512Dialect.h | 30 +
mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 2 +-
.../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 2 +-
.../Linalg/Transforms/LinalgTransformPatterns.td | 2 +-
mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 5 +-
mlir/include/mlir/Dialect/Vector/VectorOps.td | 41 +-
.../Dialect/{Vector => VectorOps}/VectorOps.td | 9 +-
mlir/include/mlir/IR/OpImplementation.h | 5 +-
mlir/include/mlir/InitAllDialects.h | 8 +-
mlir/include/mlir/InitAllPasses.h | 6 +
mlir/include/mlir/Transforms/Passes.h | 13 -
mlir/lib/Analysis/AffineAnalysis.cpp | 4 +-
mlir/lib/Analysis/AffineStructures.cpp | 4 +-
mlir/lib/Analysis/CMakeLists.txt | 4 +-
mlir/lib/Analysis/LoopAnalysis.cpp | 4 +-
mlir/lib/Analysis/NestedMatcher.cpp | 2 +-
mlir/lib/Analysis/SliceAnalysis.cpp | 2 +-
mlir/lib/Analysis/Utils.cpp | 4 +-
mlir/lib/Conversion/AVX512ToLLVM/CMakeLists.txt | 19 +
.../AVX512ToLLVM/ConvertAVX512ToLLVM.cpp | 193 +++++
.../AffineToStandard/AffineToStandard.cpp | 2 +-
.../lib/Conversion/AffineToStandard/CMakeLists.txt | 2 +-
mlir/lib/Conversion/CMakeLists.txt | 1 +
mlir/lib/Conversion/LoopsToGPU/CMakeLists.txt | 2 +-
mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 2 +-
mlir/lib/Conversion/LoopsToGPU/LoopsToGPUPass.cpp | 4 +-
.../VectorToLoops/ConvertVectorToLoops.cpp | 2 +-
mlir/lib/Dialect/AVX512/CMakeLists.txt | 15 +
mlir/lib/Dialect/AVX512/IR/AVX512Dialect.cpp | 35 +
mlir/lib/Dialect/Affine/CMakeLists.txt | 21 +
.../{AffineOps => Affine}/EDSC/Builders.cpp | 2 +-
.../{AffineOps => Affine/EDSC}/CMakeLists.txt | 8 +-
.../Dialect/{AffineOps => Affine/IR}/AffineOps.cpp | 16 +-
.../{AffineOps => Affine/IR}/AffineValueMap.cpp | 4 +-
.../{AffineOps => Affine/IR}/CMakeLists.txt | 7 +-
.../Transforms/AffineDataCopyGeneration.cpp | 4 +-
.../Transforms/AffineLoopInvariantCodeMotion.cpp | 2 +-
mlir/lib/Dialect/Affine/Transforms/CMakeLists.txt | 21 +
.../Transforms/SimplifyAffineStructures.cpp | 5 +-
mlir/lib/Dialect/CMakeLists.txt | 3 +-
mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 20 +
mlir/lib/Dialect/LLVMIR/IR/LLVMAVX512Dialect.cpp | 36 +
mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 2 +-
mlir/lib/Dialect/Linalg/EDSC/CMakeLists.txt | 2 +-
mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 2 +-
.../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 105 ++-
mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 2 +-
mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 2 +-
mlir/lib/Dialect/Linalg/Utils/CMakeLists.txt | 2 +-
mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 2 +-
mlir/lib/Dialect/LoopOps/LoopOps.cpp | 6 +
mlir/lib/Dialect/LoopOps/Transforms/CMakeLists.txt | 2 +-
.../Transforms/ParallelLoopSpecialization.cpp | 2 +-
.../LoopOps/Transforms/ParallelLoopTiling.cpp | 2 +-
mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp | 4 +-
mlir/lib/Dialect/Vector/CMakeLists.txt | 2 +-
mlir/lib/Dialect/Vector/VectorOps.cpp | 29 +
mlir/lib/Dialect/Vector/VectorTransforms.cpp | 2 +-
mlir/lib/Dialect/Vector/VectorUtils.cpp | 2 +-
.../{Vector => VectorOps}/VectorTransforms.cpp | 182 ++---
.../Dialect/{Vector => VectorOps}/VectorUtils.cpp | 8 +-
mlir/lib/IR/AffineMap.cpp | 3 +-
mlir/lib/Target/CMakeLists.txt | 16 +
mlir/lib/Target/LLVMIR/LLVMAVX512Intr.cpp | 51 ++
mlir/lib/Transforms/CMakeLists.txt | 5 +-
mlir/lib/Transforms/LoopFusion.cpp | 2 +-
mlir/lib/Transforms/LoopTiling.cpp | 2 +-
mlir/lib/Transforms/LoopUnroll.cpp | 2 +-
mlir/lib/Transforms/LoopUnrollAndJam.cpp | 2 +-
mlir/lib/Transforms/MemRefDataFlowOpt.cpp | 2 +-
mlir/lib/Transforms/PipelineDataTransfer.cpp | 2 +-
mlir/lib/Transforms/Utils/CMakeLists.txt | 2 +-
mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 2 +-
mlir/lib/Transforms/Utils/LoopUtils.cpp | 2 +-
mlir/lib/Transforms/Utils/Utils.cpp | 2 +-
mlir/lib/Transforms/Vectorize.cpp | 2 +-
.../Conversion/AVX512ToLLVM/convert-to-llvm.mlir | 17 +
mlir/test/Dialect/AVX512/roundtrip.mlir | 21 +
.../{AffineOps => Affine}/canonicalize.mlir | 0
mlir/test/Dialect/{AffineOps => Affine}/dma.mlir | 0
.../Dialect/{AffineOps => Affine}/inlining.mlir | 0
.../Dialect/{AffineOps => Affine}/invalid.mlir | 0
.../{AffineOps => Affine}/load-store-invalid.mlir | 0
.../Dialect/{AffineOps => Affine}/load-store.mlir | 0
.../memref-stride-calculation.mlir | 0
mlir/test/Dialect/{AffineOps => Affine}/ops.mlir | 0
mlir/test/Dialect/Linalg/fusion-tensor.mlir | 25 +
mlir/test/Dialect/Vector/invalid.mlir | 35 +
mlir/test/Dialect/Vector/ops.mlir | 12 +
mlir/test/EDSC/CMakeLists.txt | 4 +-
mlir/test/EDSC/builder-api-test.cpp | 4 +-
mlir/test/Target/avx512.mlir | 31 +
mlir/test/lib/Dialect/Affine/CMakeLists.txt | 14 +
.../Affine}/TestAffineDataCopy.cpp | 2 +-
mlir/test/lib/Dialect/CMakeLists.txt | 1 +
mlir/test/lib/Transforms/CMakeLists.txt | 3 +-
mlir/test/lib/Transforms/TestConstantFold.cpp | 2 +-
mlir/test/lib/Transforms/TestLoopFusion.cpp | 2 +-
mlir/test/lib/Transforms/TestMemRefBoundCheck.cpp | 2 +-
.../lib/Transforms/TestMemRefDependenceCheck.cpp | 2 +-
.../lib/Transforms/TestParallelismDetection.cpp | 2 +-
.../test/lib/Transforms/TestVectorizationUtils.cpp | 2 +-
mlir/tools/mlir-opt/CMakeLists.txt | 1 +
mlir/tools/mlir-translate/CMakeLists.txt | 2 +
openmp/libomptarget/deviceRTLs/CMakeLists.txt | 1 -
openmp/libomptarget/plugins/cuda/CMakeLists.txt | 8 +-
366 files changed, 10732 insertions(+), 1357 deletions(-)
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctions [...]
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctionsCheck.h
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-spuriously-wa [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con36-c.rst
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con54-cpp.rst
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/llvmlibc/syst [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/llvmlibc/tran [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvmlibc-restrict-sy [...]
create mode 100644 clang/test/Analysis/std-c-library-functions-arg-constraints.c
create mode 100644 clang/test/CodeGen/arm-cde-reinterpret.c
create mode 100644 clang/test/CodeGen/arm-cde-vec.c
create mode 100644 clang/test/CodeGen/arm-cde-vfp.c
create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vaddv.c
create mode 100644 clang/test/CodeGenCXX/ms-thunks-ehspec.cpp
create mode 100644 clang/test/CodeGenCXX/thunks-ehspec.cpp
create mode 100644 clang/test/OpenMP/scan_ast_print.cpp
create mode 100644 clang/test/OpenMP/scan_messages.cpp
rename clang/test/Sema/{builtins-memcpy-inline.c => builtins-memcpy-inline.cpp} (86%)
rename libc/src/math/{round => }/round.cpp (94%)
rename libc/src/math/{round => }/round.h (100%)
delete mode 100644 libc/src/math/round/CMakeLists.txt
copy libc/src/math/{round => }/round_redirector.cpp (100%)
rename libc/src/math/round/round_redirector.cpp => libcxx/test/libcxx/selftest/tes [...]
create mode 100644 llvm/test/CodeGen/AArch64/dag-combine-trunc-build-vec.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-gpr.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-vec.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-vfp.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddv.ll
create mode 100644 llvm/test/DebugInfo/X86/pr45181.ll
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memset-unknown-sizes.ll
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-multipath.ll
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-overlap.ll
create mode 100644 llvm/test/Transforms/MemCpyOpt/store-to-memset-is-nonzero-type.ll
create mode 100644 llvm/test/Transforms/MemCpyOpt/vscale-memset.ll
create mode 100644 llvm/test/tools/llvm-ar/lto-kind-from-triple.test
create mode 100644 mlir/include/mlir/Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.h
create mode 100644 mlir/include/mlir/Dialect/AVX512/AVX512.td
create mode 100644 mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h
create mode 100644 mlir/include/mlir/Dialect/AVX512/CMakeLists.txt
copy mlir/include/mlir/Dialect/{Shape => Affine}/CMakeLists.txt (100%)
rename mlir/include/mlir/Dialect/{AffineOps => Affine}/EDSC/Builders.h (97%)
rename mlir/include/mlir/Dialect/{AffineOps => Affine}/EDSC/Intrinsics.h (87%)
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/AffineOps.h (99%)
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/AffineOps.td (99%)
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/AffineOpsBase.td (100%)
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/AffineValueMap.h (96%)
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/CMakeLists.txt (100%)
create mode 100644 mlir/include/mlir/Dialect/Affine/Passes.h
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512.td
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512Dialect.h
copy mlir/include/mlir/Dialect/{Vector => VectorOps}/VectorOps.td (99%)
create mode 100644 mlir/lib/Conversion/AVX512ToLLVM/CMakeLists.txt
create mode 100644 mlir/lib/Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.cpp
create mode 100644 mlir/lib/Dialect/AVX512/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/AVX512/IR/AVX512Dialect.cpp
create mode 100644 mlir/lib/Dialect/Affine/CMakeLists.txt
rename mlir/lib/Dialect/{AffineOps => Affine}/EDSC/Builders.cpp (99%)
copy mlir/lib/Dialect/{AffineOps => Affine/EDSC}/CMakeLists.txt (52%)
rename mlir/lib/Dialect/{AffineOps => Affine/IR}/AffineOps.cpp (99%)
rename mlir/lib/Dialect/{AffineOps => Affine/IR}/AffineValueMap.cpp (97%)
rename mlir/lib/Dialect/{AffineOps => Affine/IR}/CMakeLists.txt (57%)
rename mlir/lib/{ => Dialect/Affine}/Transforms/AffineDataCopyGeneration.cpp (99%)
rename mlir/lib/{ => Dialect/Affine}/Transforms/AffineLoopInvariantCodeMotion.cpp (99%)
create mode 100644 mlir/lib/Dialect/Affine/Transforms/CMakeLists.txt
rename mlir/lib/{ => Dialect/Affine}/Transforms/SimplifyAffineStructures.cpp (95%)
create mode 100644 mlir/lib/Dialect/LLVMIR/IR/LLVMAVX512Dialect.cpp
copy mlir/lib/Dialect/{Vector => VectorOps}/VectorTransforms.cpp (92%)
copy mlir/lib/Dialect/{Vector => VectorOps}/VectorUtils.cpp (98%)
create mode 100644 mlir/lib/Target/LLVMIR/LLVMAVX512Intr.cpp
create mode 100644 mlir/test/Conversion/AVX512ToLLVM/convert-to-llvm.mlir
create mode 100644 mlir/test/Dialect/AVX512/roundtrip.mlir
rename mlir/test/Dialect/{AffineOps => Affine}/canonicalize.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/dma.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/inlining.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/invalid.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/load-store-invalid.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/load-store.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/memref-stride-calculation.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/ops.mlir (100%)
create mode 100644 mlir/test/Target/avx512.mlir
create mode 100644 mlir/test/lib/Dialect/Affine/CMakeLists.txt
rename mlir/test/lib/{Transforms => Dialect/Affine}/TestAffineDataCopy.cpp (98%)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allnoconfig updated (12b494d -> bc6f03c)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allnoconfig
in repository toolchain/ci/base-artifacts.
discards 12b494d 0: update: llvm-linux: boot
new bc6f03c 0: update: llvm-linux: boot
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (12b494d)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 18 +-
02-build_llvm/console.log | 12830 ++++++++++++++++++-----------------
03-build_linux/console.log | 812 +--
05-check_regression/console.log | 2 +-
06-update_baseline/console.log | 2 +-
console.log | 13698 +++++++++++++++++++-------------------
jenkins/manifest.sh | 12 +-
7 files changed, 13667 insertions(+), 13707 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (257edc6db943 -> 585e0cc08069)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig
in repository toolchain/ci/linux.
from 257edc6db943 Linux 5.4.26
adds 536942bf70b5 netfilter: hashlimit: do not use indirect calls during gc
adds f6fccb0a0e59 netfilter: xt_hashlimit: unregister proc file before relea [...]
adds f3c478104a9a drm/amdgpu: Fix TLB invalidation request when using semaphore
adds 20eed7692749 ACPI: watchdog: Allow disabling WDAT at boot
adds 65b44497414b HID: apple: Add support for recent firmware on Magic Keyboards
adds 87bd74b77531 ACPI: watchdog: Set default timeout in probe
adds 190e929e6cba HID: i2c-hid: add Trekstor Surfbook E11B to descriptor override
adds 1bc271dd397d HID: hid-bigbenff: fix general protection fault caused by [...]
adds ccb747d805d3 HID: hid-bigbenff: call hid_hw_stop() in case of error
adds dd0d2d6ab6a2 HID: hid-bigbenff: fix race condition for scheduled work d [...]
adds c35aa36fec91 selftests/rseq: Fix out-of-tree compilation
adds a6f7e69cfafd tracing: Fix number printing bug in print_synth_event()
adds 079e9ad79410 cfg80211: check reg_rule for NULL in handle_channel_custom()
adds 6c663120ecdb scsi: libfc: free response frame from GPN_ID
adds d939f3389f9b net: usb: qmi_wwan: restore mtu min/max values after raw_i [...]
adds 5d92d834aa27 net: ks8851-ml: Fix IRQ handling and locking
adds a342bb7b9902 mac80211: rx: avoid RCU list traversal under mutex
adds 0c050d655475 net: ll_temac: Fix race condition causing TX hang
adds 6e3b69543b5e net: ll_temac: Add more error handling of dma_map_single() calls
adds c2cffaea4fde net: ll_temac: Fix RX buffer descriptor handling on GFP_AT [...]
adds 74886a6d9de8 net: ll_temac: Handle DMA halt condition caused by buffer [...]
adds 74c77d6a4ea9 blk-mq: insert passthrough request into hctx->dispatch directly
adds bbf3acbb8a77 drm/amdgpu: fix memory leak during TDR test(v2)
adds fd1f29f2a824 kbuild: add dtbs_check to PHONY
adds df8e98b00941 kbuild: add dt_binding_check to PHONY in a correct place
adds d1984c92f072 signal: avoid double atomic counter increments for user ac [...]
adds 4d6ee3123d65 slip: not call free_netdev before rtnl_unlock in slip_open
adds 1c7dde0a9bfc net: phy: mscc: fix firmware paths
adds 65340b196811 hinic: fix a irq affinity bug
adds e6f52d5ce172 hinic: fix a bug of setting hw_ioctxt
adds cfc7f5fe5c61 hinic: fix a bug of rss configuration
adds 006cd2426a05 net: rmnet: fix NULL pointer dereference in rmnet_newlink()
adds 8a027eee62f7 net: rmnet: fix NULL pointer dereference in rmnet_changelink()
adds 002b4bd9b51d net: rmnet: fix suspicious RCU usage
adds 5ce5e95d72f1 net: rmnet: remove rcu_read_lock in rmnet_force_unassociat [...]
adds 835bbd892683 net: rmnet: do not allow to change mux id if mux id is duplicated
adds 8eccc6d06ea1 net: rmnet: use upper/lower device infrastructure
adds 34c550ebb219 net: rmnet: fix bridge mode bugs
adds e2b8b042c98b net: rmnet: fix packet forwarding in rmnet bridge mode
adds 99746e92fa4c sfc: fix timestamp reconstruction at 16-bit rollover points
adds dbce8292217a jbd2: fix data races at struct journal_head
adds 235fb892d846 blk-mq: insert flush request to the front of dispatch queue
adds 881876bee657 net: qrtr: fix len of skb_put_padto in qrtr_node_enqueue
adds 1a9e78628d44 ARM: 8957/1: VDSO: Match ARMv8 timer in cntvct_functional()
adds 47b6d269dbbd ARM: 8958/1: rename missed uaccess .fixup section
adds ae119b7e1247 mm: slub: add missing TID bump in kmem_cache_alloc_bulk()
adds 5d961582ea88 HID: google: add moonball USB id
adds 1dc67950e2d1 HID: add ALWAYS_POLL quirk to lenovo pixart mouse
adds 81e0dac3780a ARM: 8961/2: Fix Kbuild issue caused by per-task stack pro [...]
adds 20ba40d262b0 ipv4: ensure rcu_read_lock() in cipso_v4_error()
adds 585e0cc08069 Linux 5.4.27
No new revisions were added by this update.
Summary of changes:
Documentation/admin-guide/kernel-parameters.txt | 4 +
Makefile | 5 +-
arch/arm/Makefile | 4 +-
arch/arm/boot/compressed/Makefile | 4 +-
arch/arm/kernel/vdso.c | 2 +
arch/arm/lib/copy_from_user.S | 2 +-
block/blk-flush.c | 2 +-
block/blk-mq-sched.c | 44 ++++-
block/blk-mq.c | 18 +-
block/blk-mq.h | 3 +-
drivers/acpi/acpi_watchdog.c | 12 +-
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c | 5 +-
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 8 +-
drivers/gpu/drm/amd/powerplay/smu_v11_0.c | 6 +-
drivers/hid/hid-apple.c | 3 +-
drivers/hid/hid-bigbenff.c | 31 ++-
drivers/hid/hid-google-hammer.c | 2 +
drivers/hid/hid-ids.h | 2 +
drivers/hid/hid-quirks.c | 1 +
drivers/hid/i2c-hid/i2c-hid-dmi-quirks.c | 8 +
drivers/net/ethernet/huawei/hinic/hinic_hw_dev.c | 1 +
drivers/net/ethernet/huawei/hinic/hinic_hw_dev.h | 2 +-
drivers/net/ethernet/huawei/hinic/hinic_hw_if.h | 1 +
drivers/net/ethernet/huawei/hinic/hinic_hw_qp.h | 1 +
drivers/net/ethernet/huawei/hinic/hinic_main.c | 3 +-
drivers/net/ethernet/huawei/hinic/hinic_rx.c | 5 +-
drivers/net/ethernet/micrel/ks8851_mll.c | 14 +-
drivers/net/ethernet/qualcomm/rmnet/rmnet_config.c | 186 +++++++++---------
drivers/net/ethernet/qualcomm/rmnet/rmnet_config.h | 3 +-
.../net/ethernet/qualcomm/rmnet/rmnet_handlers.c | 7 +-
drivers/net/ethernet/qualcomm/rmnet/rmnet_vnd.c | 8 -
drivers/net/ethernet/qualcomm/rmnet/rmnet_vnd.h | 1 -
drivers/net/ethernet/sfc/ptp.c | 38 +++-
drivers/net/ethernet/xilinx/ll_temac.h | 4 +
drivers/net/ethernet/xilinx/ll_temac_main.c | 209 +++++++++++++++++----
drivers/net/phy/mscc.c | 4 +-
drivers/net/slip/slip.c | 3 +
drivers/net/usb/qmi_wwan.c | 3 +
drivers/scsi/libfc/fc_disc.c | 2 +
drivers/watchdog/wdat_wdt.c | 23 +++
fs/jbd2/transaction.c | 8 +-
kernel/signal.c | 23 ++-
kernel/trace/trace_events_hist.c | 32 +++-
mm/slub.c | 9 +
net/ipv4/cipso_ipv4.c | 7 +-
net/mac80211/rx.c | 2 +-
net/netfilter/xt_hashlimit.c | 36 +---
net/qrtr/qrtr.c | 2 +-
net/wireless/reg.c | 2 +-
tools/testing/selftests/rseq/Makefile | 2 +-
50 files changed, 560 insertions(+), 247 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (96bd716 -> 725e927)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig
in repository toolchain/ci/base-artifacts.
discards 96bd716 0: update: llvm-linux: 18069
new 725e927 0: update: llvm-linux: 18069
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (96bd716)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 128 +-
02-build_llvm/console.log | 12523 ++++++++++++++++++-----------------
03-build_linux/console.log | 808 +--
05-check_regression/console.log | 2 +-
06-update_baseline/console.log | 39 +
console.log | 13500 +++++++++++++++++++-------------------
jenkins/manifest.sh | 8 +-
regressions.txt | 2 +-
8 files changed, 13543 insertions(+), 13467 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig updated (7d4549b2cd2 -> 497498c878d)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig
in repository toolchain/ci/gcc.
from 7d4549b2cd2 Fix correct offset in ipa_get_jf_ancestor_result.
adds 3eff57aacfe [ARM][GCC][6x]:MVE ACLE vaddq intrinsics using arithmetic p [...]
adds 85a94e87901 [ARM][GCC][7x]: MVE vreinterpretq and vuninitializedq intrinsics.
adds 92f80065d10 [ARM][GCC][1/8x]: MVE ACLE vidup, vddup, viwdup and vdwdup [...]
adds 41e1a7ffae9 [ARM][GCC][2/8x]: MVE ACLE gather load and scatter store in [...]
adds 3d42842c07f fix CTOR vectorization
adds 261014a1be4 [ARM][GCC][9x]: MVE ACLE predicated intrinsics with (dont-c [...]
adds 828878c35c8 c++: Include the constraint parameter mapping in diagnostic [...]
adds c3562f81042 [ARM][GCC][10x]: MVE ACLE intrinsics "add with carry across [...]
adds 1aa22b1916a c-family: Tighten vector handling in type_for_mode [PR94072]
adds b5446d0cc09 d: Fix SEGV in hash_table<odr_name_hasher, false, xcallocat [...]
adds 1dfcc3b541c [ARM][GCC][11x]: MVE ACLE vector interleaving store and dei [...]
adds a23eff1bd04 c++: Add testcases from PR c++/69694
adds a89349e664f adjust SLP tree dumping
adds 72b3bc895f0 Fix verifier ICE on wrong comdat local flag [PR93347]
adds 68dd57808f7 rs6000: Add command line and builtin compatibility check
adds cc3afc9db07 Regenerate gcc.pot.
adds 29f23ed79b6 sra: Cap number of sub-access propagations with a param (PR 93435)
adds 8416602026d Daily bump.
adds 15711e837b2 Fix comma at end of enumerator list seen with -std=c++98.
adds 497498c878d lra: Tighten check for reloading paradoxical subregs [PR94052]
No new revisions were added by this update.
Summary of changes:
gcc/ChangeLog | 1529 ++
gcc/DATESTAMP | 2 +-
gcc/c-family/ChangeLog | 7 +
gcc/c-family/c-common.c | 11 +-
gcc/cgraph.c | 64 +-
gcc/cgraph.h | 17 +-
gcc/config/arm/arm-builtins.c | 86 +
gcc/config/arm/arm_mve.h | 8413 ++++++++--
gcc/config/arm/arm_mve_builtins.def | 61 +
gcc/config/arm/iterators.md | 8 +
gcc/config/arm/mve.md | 1246 +-
gcc/config/arm/neon.md | 32 +-
gcc/config/arm/unspecs.md | 2 +
gcc/config/arm/vec-common.md | 42 +-
gcc/config/rs6000/rs6000.c | 8 +
gcc/cp/ChangeLog | 10 +
gcc/cp/cxx-pretty-print.c | 18 +-
gcc/cp/cxx-pretty-print.h | 1 +
gcc/cp/error.c | 35 +-
gcc/d/ChangeLog | 13 +
gcc/d/d-tree.h | 5 +
gcc/d/decl.cc | 10 +-
gcc/d/types.cc | 48 +
gcc/ipa-fnsummary.c | 4 -
gcc/ipa-inline-transform.c | 9 +-
gcc/ipa-split.c | 2 +-
gcc/lra-constraints.c | 24 +-
gcc/params.opt | 4 +
gcc/po/ChangeLog | 4 +
gcc/po/gcc.pot | 15239 +++++++++++--------
gcc/symtab.c | 11 +
gcc/testsuite/ChangeLog | 591 +
gcc/testsuite/g++.dg/concepts/diagnostic6.C | 14 +
gcc/testsuite/g++.dg/cpp0x/decltype74.C | 30 +
gcc/testsuite/g++.dg/cpp0x/decltype75.C | 24 +
gcc/testsuite/g++.dg/torture/pr93347.C | 306 +
gcc/testsuite/g++.target/aarch64/pr94052.C | 174 +
gcc/testsuite/gcc.dg/tree-ssa/pr93435.c | 159 +
gcc/testsuite/gcc.target/aarch64/pr94072.c | 9 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u8.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c | 23 +
.../arm/mve/intrinsics/vcvtaq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtbq_x_f32_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvttq_x_f32_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vddupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c | 26 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c | 15 +
.../arm/mve/intrinsics/vdwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/vdwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vidupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c | 26 +
.../arm/mve/intrinsics/viwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/viwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld4q_f16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_f32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s8.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u8.c | 25 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c | 14 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c | 12 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c | 12 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_x_p8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_x_p8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c | 23 +
.../arm/mve/intrinsics/vreinterpretq_f16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_f32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_s8.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_u8.c | 45 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsbcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_u32.c | 22 +
.../arm/mve/intrinsics/vshllbq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshllbq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c | 16 +
.../arm/mve/intrinsics/vshlltq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshlltq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u8.c | 23 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_u64.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c | 16 +
.../arm/mve/intrinsics/vuninitializedq_float.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_float1.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_int.c | 29 +
.../arm/mve/intrinsics/vuninitializedq_int1.c | 29 +
gcc/tree-sra.c | 37 +-
gcc/tree-vect-slp.c | 4 +-
include/ChangeLog | 6 +
include/lto-symtab.h | 2 +-
include/plugin-api.h | 2 +-
569 files changed, 32792 insertions(+), 7159 deletions(-)
create mode 100644 gcc/testsuite/g++.dg/concepts/diagnostic6.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype74.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype75.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr93347.C
create mode 100644 gcc/testsuite/g++.target/aarch64/pr94052.C
create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr93435.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94072.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int1.c
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig updated (5844b4657a -> e3b1fa32c2)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig
in repository toolchain/ci/binutils-gdb.
from 5844b4657a Fix compile time warnings about the possibility of using uni [...]
adds c7da12c72c Add support for NetBSD threads in ppc-nbsd-nat.c
adds 0d832e7f5e Add support for the xdef and xref pseudo-ops to the Z80 assembler.
adds 0dd7b8f788 [gdb/testsuite] Fix timeouts in gdb.threads/step-over-*.exp
adds 4a90f06205 Add support for NetBSD threads in hppa-nbsd-nat.c
adds 9faa006d11 Inherit ppc_nbsd_nat_target from nbsd_nat_target
adds 70304be939 Fix Ada val_print removal regression
adds 1773be9ea2 Fix column alignment in "maint info line-table"
adds f67210ff1c Avoid stringop-truncation errors
adds f7d4f0b1b9 Fix assert in c-exp.y
adds 1ff700c202 Update the return type of gdb_ptrace to be more flexible
adds c884cc4619 gdb: remove HAVE_DECL_PTRACE
adds c623cc9089 [gdb/testsuite] Fix gdb.threads/omp-par-scope.exp XPASS
adds fe26d3a34a Make dwarf2_evaluate_property parameter const
adds d9fb0d7136 Automatic date update in version.in
adds e3b1fa32c2 include: Sync lto-symtab.h and plugin-api.h with GCC
No new revisions were added by this update.
Summary of changes:
bfd/version.h | 2 +-
gas/ChangeLog | 6 ++
gas/config/tc-z80.c | 2 +
gas/doc/c-z80.texi | 83 ++++++++++++------
gdb/ChangeLog | 64 ++++++++++++++
gdb/ada-tasks.c | 3 +-
gdb/ada-valprint.c | 99 +++++++++-------------
gdb/amd64-bsd-nat.c | 2 +-
gdb/c-exp.y | 2 +-
gdb/config.in | 4 -
gdb/configure | 20 -----
gdb/dwarf2/loc.c | 4 +-
gdb/dwarf2/loc.h | 2 +-
gdb/hppa-nbsd-nat.c | 14 +--
gdb/i386-bsd-nat.c | 2 +-
gdb/linux-tdep.c | 4 +-
gdb/nat/gdb_ptrace.h | 8 --
gdb/ppc-nbsd-nat.c | 17 ++--
gdb/ptrace.m4 | 6 +-
gdb/sparc-nat.c | 2 +-
gdb/symmisc.c | 29 ++++---
gdb/testsuite/ChangeLog | 15 ++++
.../gdb.ada/{interface.exp => sub_variant.exp} | 17 ++--
.../global_pack.ads => sub_variant/subv.adb} | 34 ++++++--
gdb/testsuite/gdb.dwarf2/dw2-ranges-base.exp | 6 +-
gdb/testsuite/gdb.threads/omp-par-scope.exp | 4 +-
.../gdb.threads/step-over-lands-on-breakpoint.exp | 5 +-
.../gdb.threads/step-over-trips-on-watchpoint.exp | 5 +-
gdb/testsuite/lib/gdb.exp | 24 ++++++
gdb/x86-bsd-nat.c | 2 +-
gdbserver/ChangeLog | 5 ++
gdbserver/config.in | 4 -
gdbserver/configure | 20 -----
gdbsupport/ChangeLog | 5 ++
gdbsupport/config.in | 4 -
gdbsupport/configure | 20 -----
include/ChangeLog | 6 ++
include/lto-symtab.h | 2 +-
include/plugin-api.h | 2 +-
39 files changed, 323 insertions(+), 232 deletions(-)
copy gdb/testsuite/gdb.ada/{interface.exp => sub_variant.exp} (63%)
copy gdb/testsuite/gdb.ada/{info_auto_lang/global_pack.ads => sub_variant/subv.adb} (51%)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig updated (fdad394 -> bf83986)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig
in repository toolchain/ci/base-artifacts.
discards fdad394 0: update: binutils-gcc-linux: all
new bf83986 0: update: binutils-gcc-linux: all
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (fdad394)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-lt [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 16 +-
02-prepare_abe/console.log | 178 +-
03-build_abe-binutils/console.log | 11313 +++++------
04-build_abe-stage1/console.log | 20255 +++++++++----------
05-build_linux/console.log | 6022 +++---
06-boot_linux/console.log | 2 +-
07-check_regression/console.log | 2 +-
08-update_baseline/console.log | 2 +-
console.log | 37792 ++++++++++++++++++------------------
jenkins/manifest.sh | 12 +-
regressions.txt | 2 +-
11 files changed, 37842 insertions(+), 37754 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig updated (6c90b86a745a -> 5ad0ec0b8652)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig
in repository toolchain/ci/linux.
from 6c90b86a745a Merge tag 'mmc-v5.6-rc6' of git://git.kernel.org/pub/scm/l [...]
adds e8dca30f7118 drm/bridge: dw-hdmi: fix AVI frame colorimetry
adds 9803aac7b550 drm/komeda: mark PM functions as __maybe_unused
adds 8c34cd1a7f08 drm/bochs: downgrade pci_request_region failure from error [...]
adds b216a8e7908c drm/lease: fix WARNING in idr_destroy
adds 0f08b3156d28 Merge tag 'drm-misc-fixes-2020-03-18-1' of git://anongit.f [...]
adds b55dbe596942 drm/amd/display: fix typos for dcn20_funcs and dcn21_funcs struct
adds 5bbc6604a628 drm/amd/amdgpu: Fix GPR read from debugfs (v2)
adds 063e768ebd27 drm/amdgpu: add fbdev suspend/resume on gpu reset
adds dec9de2ada52 drm/amd/display: Add link_rate quirk for Apple 15" MBP 2017
adds acfc62dc6877 drm/amdgpu: fix typo for vcn1 idle check
adds b5689d22aa6d drm/amdgpu: fix typo for vcn2/jpeg2 idle check
adds a3c33e7a4a11 drm/amdgpu: fix typo for vcn2.5/jpeg2.5 idle check
adds eb916a5a93a6 drm/amd/display: Fix pageflip event race condition for DCN.
adds 362b86a3d337 Merge tag 'amd-drm-fixes-5.6-2020-03-19' of git://people.f [...]
adds 9777d8b2d2a1 drm/i915/execlists: Track active elements during dequeue
adds c09f6b4d0883 Revert "drm/i915/tgl: Add extra hdc flush workaround"
adds fe8b7085cac3 drm/i915: Handle all MCR ranges
adds 5366b96b1997 Merge tag 'drm-intel-fixes-2020-03-19' of git://anongit.fr [...]
adds 69d3e5a5a66b Merge tag 'drm-fixes-2020-03-20' of git://anongit.freedesk [...]
adds f2ecf903ef06 ALSA: pcm: oss: Avoid plugin buffer overflow
adds d683469b3c93 ALSA: line6: Fix endless MIDI read loop
adds 3b36b13d5e69 ALSA: hda/realtek: Fix pop noise on ALC225
adds 5461e0530c22 ALSA: pcm: oss: Remove WARNING from snd_pcm_plug_alloc() checks
adds 4384f167ce5f ALSA: seq: virmidi: Fix running status after receiving sysex
adds 6c3171ef76a0 ALSA: seq: oss: Fix running status after receiving sysex
adds d858c706bdca ALSA: hda/realtek - Enable headset mic of Acer X2660G with ALC662
adds a124458a127c ALSA: hda/realtek - Enable the headset of Acer N50-600 wit [...]
adds 12bf19c92682 Merge tag 'sound-5.6-rc7' of git://git.kernel.org/pub/scm/ [...]
adds ed069827ca70 tty: drop outdated comments about release_tty() locking
adds 17329563a97d tty: fix compat TIOCGSERIAL leaking uninitialized memory
adds 6e622cd8bd88 tty: fix compat TIOCGSERIAL checking wrong function ptr
adds fa91418b72cb Merge tag 'tty-5.6-rc7' of git://git.kernel.org/pub/scm/li [...]
adds e9d0e7511fda thunderbolt: Fix error code in tb_port_is_width_supported()
adds c08ab390b683 Merge tag 'thunderbolt-fix-for-v5.6-rc6' of git://git.kern [...]
adds 045706bff837 xhci: Do not open code __print_symbolic() in xhci trace events
adds 16263abc12d0 usb: xhci: apply XHCI_SUSPEND_DELAY to AMD XHCI controller [...]
adds b63e48fb50e1 USB: Disable LPM on WD19's Realtek Hub
adds d16e7b62c5ad usb: typec: ucsi: displayport: Fix NULL pointer dereference
adds 081da1325d35 usb: typec: ucsi: displayport: Fix a potential race during [...]
adds b433e340e756 usb: host: xhci-plat: add a shutdown
adds 7368760d1bcd usb: chipidea: udc: fix sleeping function called from inva [...]
adds 75d7676ead19 usb: quirks: add NO_LPM quirk for RTL8153 based ethernet adapters
adds 633e2b2ded73 USB: cdc-acm: fix close_delay and closing_wait units in TI [...]
adds b401f8c4f492 USB: cdc-acm: fix rounding error in TIOCSSERIAL
adds 8e852a7953be USB: serial: option: add ME910G1 ECM composition 0x110b
adds cecc113c1af0 USB: serial: pl2303: add device-id for HP LD381
adds 2866ce869616 Merge tag 'usb-serial-5.6-rc7' of https://git.kernel.org/p [...]
adds b07c2e76c419 Merge tag 'usb-5.6-rc7' of git://git.kernel.org/pub/scm/li [...]
adds 9d32c0cde4e2 staging/speakup: fix get_word non-space look-ahead
adds bab0a0b03442 staging: wfx: fix warning about freeing in-use mutex durin [...]
adds c918c27ac6f0 staging: wfx: fix lines ending with a comma instead of a s [...]
adds 4bbc6a3e7ad0 staging: wfx: make warning about pending frame less scary
adds 046cc2effd13 staging: wfx: fix RCU usage in wfx_join_finalize()
adds ac42c12dd752 staging: wfx: fix RCU usage between hif_join() and ieee802 [...]
adds 8f3675be4bda staging: greybus: loopback_test: fix poll-mask build breakage
adds f16023834863 staging: greybus: loopback_test: fix potential path truncation
adds ae62cf5eb279 staging: greybus: loopback_test: fix potential path truncations
adds bb5786b9286c staging: rtl8188eu: Add device id for MERCUSYS MW150US v2
adds a500f3bd787f iio: adc: at91-sama5d2_adc: fix differential channels in t [...]
adds e19ac9d9a978 iio: adc: stm32-dfsdm: fix sleep in atomic context
adds 29e8c8253d7d iio: trigger: stm32-timer: disable master mode when stopping
adds b500c086e411 iio: magnetometer: ak8974: Fix negative raw values in sysfs
adds cb2116ff9785 iio: accel: adxl372: Set iio_chan BE
adds b42aa97ed5f1 iio: light: vcnl4000: update sampling periods for vcnl4200
adds 2ca5a8792d61 iio: light: vcnl4000: update sampling periods for vcnl4040
adds e43d110cdc20 iio: st_sensors: remap SMO8840 to LIS2DH12
adds 016a8845f6da iio: chemical: sps30: fix missing triggered buffer dependency
adds 10856d88f765 iio: ping: set pa_laser_ping_cfg in of_ping_match
adds 14800df6a020 Merge tag 'iio-fixes-for-5.6a' of git://git.kernel.org/pub [...]
adds 3bd14829d327 Merge tag 'staging-5.6-rc7' of git://git.kernel.org/pub/sc [...]
adds 211b64e4b5b6 binderfs: use refcount for binder control devices too
adds f17f06a0c779 slimbus: ngd: add v2.1.0 compatible
adds 283f87c0d5d3 stm class: sys-t: Fix the use of time_after()
adds 885f123554bb intel_th: msu: Fix the unexpected state warning
adds ce666be89a8a intel_th: Fix user-visible error codes
adds add492d2e944 intel_th: pci: Add Elkhart Lake CPU support
adds f014d2b8584d Merge tag 'char-misc-5.6-rc7' of git://git.kernel.org/pub/ [...]
adds d0bab0c39e32 arm64: smp: fix smp_send_stop() behaviour
adds f50b7dacccba arm64: smp: fix crash_smp_send_stop() behaviour
adds c83557859eaa arm64: kpti: Fix "kpti=off" when KASLR is enabled
adds 3568b88944fe arm64: compat: Fix syscall number of compat_clock_getres
adds 5ad0ec0b8652 Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/li [...]
No new revisions were added by this update.
Summary of changes:
arch/arm64/include/asm/mmu.h | 4 +-
arch/arm64/include/asm/pgtable-prot.h | 6 ++-
arch/arm64/include/asm/unistd.h | 2 +-
arch/arm64/kernel/smp.c | 25 ++++++++---
drivers/android/binderfs.c | 1 +
drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c | 6 +--
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 4 ++
drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.c | 2 +-
drivers/gpu/drm/amd/amdgpu/jpeg_v2_5.c | 2 +-
drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c | 2 +-
drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c | 2 +-
drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c | 2 +-
drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 18 ++++++--
drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c | 11 +++++
drivers/gpu/drm/amd/display/dc/dcn20/dcn20_init.c | 1 -
drivers/gpu/drm/amd/display/dc/dcn21/dcn21_init.c | 1 -
drivers/gpu/drm/arm/display/komeda/komeda_drv.c | 4 +-
drivers/gpu/drm/bochs/bochs_hw.c | 6 +--
drivers/gpu/drm/bridge/synopsys/dw-hdmi.c | 46 +++++++++++---------
drivers/gpu/drm/drm_lease.c | 3 +-
drivers/gpu/drm/i915/gt/intel_lrc.c | 52 ++++++-----------------
drivers/gpu/drm/i915/gt/intel_workarounds.c | 25 +++++++++--
drivers/hwtracing/intel_th/msu.c | 13 +++---
drivers/hwtracing/intel_th/pci.c | 5 +++
drivers/hwtracing/stm/p_sys-t.c | 6 +--
drivers/iio/accel/adxl372.c | 1 +
drivers/iio/accel/st_accel_i2c.c | 2 +-
drivers/iio/adc/at91-sama5d2_adc.c | 15 +++++++
drivers/iio/adc/stm32-dfsdm-adc.c | 43 +++++--------------
drivers/iio/chemical/Kconfig | 2 +
drivers/iio/light/vcnl4000.c | 15 ++++---
drivers/iio/magnetometer/ak8974.c | 2 +-
drivers/iio/proximity/ping.c | 2 +-
drivers/iio/trigger/stm32-timer-trigger.c | 11 ++++-
drivers/slimbus/qcom-ngd-ctrl.c | 3 ++
drivers/staging/greybus/tools/loopback_test.c | 21 ++++-----
drivers/staging/rtl8188eu/os_dep/usb_intf.c | 1 +
drivers/staging/speakup/main.c | 2 +-
drivers/staging/wfx/hif_tx.c | 15 ++++---
drivers/staging/wfx/hif_tx.h | 2 +-
drivers/staging/wfx/hif_tx_mib.h | 15 ++++---
drivers/staging/wfx/sta.c | 25 ++++++-----
drivers/thunderbolt/switch.c | 2 +-
drivers/tty/tty_io.c | 14 +++---
drivers/usb/chipidea/udc.c | 7 +--
drivers/usb/class/cdc-acm.c | 34 +++++++++------
drivers/usb/core/quirks.c | 6 +++
drivers/usb/host/xhci-pci.c | 3 +-
drivers/usb/host/xhci-plat.c | 1 +
drivers/usb/host/xhci-trace.h | 23 +++-------
drivers/usb/serial/option.c | 2 +
drivers/usb/serial/pl2303.c | 1 +
drivers/usb/serial/pl2303.h | 1 +
drivers/usb/typec/ucsi/displayport.c | 12 +++++-
sound/core/oss/pcm_plugin.c | 12 +++++-
sound/core/seq/oss/seq_oss_midi.c | 1 +
sound/core/seq/seq_virmidi.c | 1 +
sound/pci/hda/patch_realtek.c | 25 +++++++++++
sound/usb/line6/driver.c | 2 +-
sound/usb/line6/midibuf.c | 2 +-
60 files changed, 345 insertions(+), 230 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig updated (7d4549b2cd2 -> 497498c878d)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig
in repository toolchain/ci/gcc.
from 7d4549b2cd2 Fix correct offset in ipa_get_jf_ancestor_result.
adds 3eff57aacfe [ARM][GCC][6x]:MVE ACLE vaddq intrinsics using arithmetic p [...]
adds 85a94e87901 [ARM][GCC][7x]: MVE vreinterpretq and vuninitializedq intrinsics.
adds 92f80065d10 [ARM][GCC][1/8x]: MVE ACLE vidup, vddup, viwdup and vdwdup [...]
adds 41e1a7ffae9 [ARM][GCC][2/8x]: MVE ACLE gather load and scatter store in [...]
adds 3d42842c07f fix CTOR vectorization
adds 261014a1be4 [ARM][GCC][9x]: MVE ACLE predicated intrinsics with (dont-c [...]
adds 828878c35c8 c++: Include the constraint parameter mapping in diagnostic [...]
adds c3562f81042 [ARM][GCC][10x]: MVE ACLE intrinsics "add with carry across [...]
adds 1aa22b1916a c-family: Tighten vector handling in type_for_mode [PR94072]
adds b5446d0cc09 d: Fix SEGV in hash_table<odr_name_hasher, false, xcallocat [...]
adds 1dfcc3b541c [ARM][GCC][11x]: MVE ACLE vector interleaving store and dei [...]
adds a23eff1bd04 c++: Add testcases from PR c++/69694
adds a89349e664f adjust SLP tree dumping
adds 72b3bc895f0 Fix verifier ICE on wrong comdat local flag [PR93347]
adds 68dd57808f7 rs6000: Add command line and builtin compatibility check
adds cc3afc9db07 Regenerate gcc.pot.
adds 29f23ed79b6 sra: Cap number of sub-access propagations with a param (PR 93435)
adds 8416602026d Daily bump.
adds 15711e837b2 Fix comma at end of enumerator list seen with -std=c++98.
adds 497498c878d lra: Tighten check for reloading paradoxical subregs [PR94052]
No new revisions were added by this update.
Summary of changes:
gcc/ChangeLog | 1529 ++
gcc/DATESTAMP | 2 +-
gcc/c-family/ChangeLog | 7 +
gcc/c-family/c-common.c | 11 +-
gcc/cgraph.c | 64 +-
gcc/cgraph.h | 17 +-
gcc/config/arm/arm-builtins.c | 86 +
gcc/config/arm/arm_mve.h | 8413 ++++++++--
gcc/config/arm/arm_mve_builtins.def | 61 +
gcc/config/arm/iterators.md | 8 +
gcc/config/arm/mve.md | 1246 +-
gcc/config/arm/neon.md | 32 +-
gcc/config/arm/unspecs.md | 2 +
gcc/config/arm/vec-common.md | 42 +-
gcc/config/rs6000/rs6000.c | 8 +
gcc/cp/ChangeLog | 10 +
gcc/cp/cxx-pretty-print.c | 18 +-
gcc/cp/cxx-pretty-print.h | 1 +
gcc/cp/error.c | 35 +-
gcc/d/ChangeLog | 13 +
gcc/d/d-tree.h | 5 +
gcc/d/decl.cc | 10 +-
gcc/d/types.cc | 48 +
gcc/ipa-fnsummary.c | 4 -
gcc/ipa-inline-transform.c | 9 +-
gcc/ipa-split.c | 2 +-
gcc/lra-constraints.c | 24 +-
gcc/params.opt | 4 +
gcc/po/ChangeLog | 4 +
gcc/po/gcc.pot | 15239 +++++++++++--------
gcc/symtab.c | 11 +
gcc/testsuite/ChangeLog | 591 +
gcc/testsuite/g++.dg/concepts/diagnostic6.C | 14 +
gcc/testsuite/g++.dg/cpp0x/decltype74.C | 30 +
gcc/testsuite/g++.dg/cpp0x/decltype75.C | 24 +
gcc/testsuite/g++.dg/torture/pr93347.C | 306 +
gcc/testsuite/g++.target/aarch64/pr94052.C | 174 +
gcc/testsuite/gcc.dg/tree-ssa/pr93435.c | 159 +
gcc/testsuite/gcc.target/aarch64/pr94072.c | 9 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u8.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c | 23 +
.../arm/mve/intrinsics/vcvtaq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtbq_x_f32_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvttq_x_f32_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vddupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c | 26 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c | 15 +
.../arm/mve/intrinsics/vdwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/vdwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vidupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c | 26 +
.../arm/mve/intrinsics/viwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/viwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld4q_f16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_f32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s8.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u8.c | 25 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c | 14 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c | 12 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c | 12 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_x_p8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_x_p8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c | 23 +
.../arm/mve/intrinsics/vreinterpretq_f16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_f32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_s8.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_u8.c | 45 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsbcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_u32.c | 22 +
.../arm/mve/intrinsics/vshllbq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshllbq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c | 16 +
.../arm/mve/intrinsics/vshlltq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshlltq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u8.c | 23 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_u64.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c | 16 +
.../arm/mve/intrinsics/vuninitializedq_float.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_float1.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_int.c | 29 +
.../arm/mve/intrinsics/vuninitializedq_int1.c | 29 +
gcc/tree-sra.c | 37 +-
gcc/tree-vect-slp.c | 4 +-
include/ChangeLog | 6 +
include/lto-symtab.h | 2 +-
include/plugin-api.h | 2 +-
569 files changed, 32792 insertions(+), 7159 deletions(-)
create mode 100644 gcc/testsuite/g++.dg/concepts/diagnostic6.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype74.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype75.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr93347.C
create mode 100644 gcc/testsuite/g++.target/aarch64/pr94052.C
create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr93435.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94072.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int1.c
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig updated (c3a1714ce7 -> e3b1fa32c2)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig
in repository toolchain/ci/binutils-gdb.
from c3a1714ce7 plugin: Use LDPT_ADD_SYMBOLS_V2 to get symbol type
adds 3d98c46092 plugin: Don't invoke LTO-wrapper
adds 5844b4657a Fix compile time warnings about the possibility of using uni [...]
adds c7da12c72c Add support for NetBSD threads in ppc-nbsd-nat.c
adds 0d832e7f5e Add support for the xdef and xref pseudo-ops to the Z80 assembler.
adds 0dd7b8f788 [gdb/testsuite] Fix timeouts in gdb.threads/step-over-*.exp
adds 4a90f06205 Add support for NetBSD threads in hppa-nbsd-nat.c
adds 9faa006d11 Inherit ppc_nbsd_nat_target from nbsd_nat_target
adds 70304be939 Fix Ada val_print removal regression
adds 1773be9ea2 Fix column alignment in "maint info line-table"
adds f67210ff1c Avoid stringop-truncation errors
adds f7d4f0b1b9 Fix assert in c-exp.y
adds 1ff700c202 Update the return type of gdb_ptrace to be more flexible
adds c884cc4619 gdb: remove HAVE_DECL_PTRACE
adds c623cc9089 [gdb/testsuite] Fix gdb.threads/omp-par-scope.exp XPASS
adds fe26d3a34a Make dwarf2_evaluate_property parameter const
adds d9fb0d7136 Automatic date update in version.in
new e3b1fa32c2 include: Sync lto-symtab.h and plugin-api.h with GCC
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
bfd/ChangeLog | 26 ++
bfd/config.in | 6 -
bfd/configure | 10 -
bfd/configure.ac | 6 -
bfd/plugin.c | 453 +--------------------
bfd/plugin.h | 5 +-
bfd/version.h | 2 +-
binutils/ChangeLog | 14 +
binutils/ar.c | 2 +-
binutils/nm.c | 2 +-
binutils/readelf.c | 34 +-
gas/ChangeLog | 6 +
gas/config/tc-z80.c | 2 +
gas/doc/c-z80.texi | 83 ++--
gdb/ChangeLog | 64 +++
gdb/ada-tasks.c | 3 +-
gdb/ada-valprint.c | 99 ++---
gdb/amd64-bsd-nat.c | 2 +-
gdb/c-exp.y | 2 +-
gdb/config.in | 4 -
gdb/configure | 20 -
gdb/dwarf2/loc.c | 4 +-
gdb/dwarf2/loc.h | 2 +-
gdb/hppa-nbsd-nat.c | 14 +-
gdb/i386-bsd-nat.c | 2 +-
gdb/linux-tdep.c | 4 +-
gdb/nat/gdb_ptrace.h | 8 -
gdb/ppc-nbsd-nat.c | 17 +-
gdb/ptrace.m4 | 6 +-
gdb/sparc-nat.c | 2 +-
gdb/symmisc.c | 29 +-
gdb/testsuite/ChangeLog | 15 +
.../gdb.ada/{interface.exp => sub_variant.exp} | 17 +-
.../global_pack.ads => sub_variant/subv.adb} | 34 +-
gdb/testsuite/gdb.dwarf2/dw2-ranges-base.exp | 6 +-
gdb/testsuite/gdb.threads/omp-par-scope.exp | 4 +-
.../gdb.threads/step-over-lands-on-breakpoint.exp | 5 +-
.../gdb.threads/step-over-trips-on-watchpoint.exp | 5 +-
gdb/testsuite/lib/gdb.exp | 24 ++
gdb/x86-bsd-nat.c | 2 +-
gdbserver/ChangeLog | 5 +
gdbserver/config.in | 4 -
gdbserver/configure | 20 -
gdbsupport/ChangeLog | 5 +
gdbsupport/config.in | 4 -
gdbsupport/configure | 20 -
include/ChangeLog | 6 +
include/lto-symtab.h | 2 +-
include/plugin-api.h | 2 +-
ld/ChangeLog | 5 +
ld/testsuite/ld-plugin/lto.exp | 15 +-
51 files changed, 416 insertions(+), 717 deletions(-)
copy gdb/testsuite/gdb.ada/{interface.exp => sub_variant.exp} (63%)
copy gdb/testsuite/gdb.ada/{info_auto_lang/global_pack.ads => sub_variant/subv.adb} (51%)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0