Tcwg-commits March 2020

tcwg-commits@lists.linaro.org

4 participants
11017 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-defconfig updated (a81912b0740 -> 05409a1edd8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-defconfig in repository toolchain/ci/gcc. from a81912b0740 Daily bump. adds 31b204ace29 libstdc++: Add default constructor to net::service_already_ [...] adds 9a532a94e35 Daily bump. adds 62960ccdefe [testsuite] Fix PR94023 to guard case under vect_hw_misalign adds 05409a1edd8 [testsuite] Fix PR94019 to check vector char when vect_hw_misalign No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- gcc/testsuite/ChangeLog | 18 +++++++++++++++++ gcc/testsuite/gcc.dg/vect/slp-perm-12.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-over-widen-17.c | 5 ++++- libstdc++-v3/ChangeLog | 11 +++++++++++ libstdc++-v3/include/experimental/executor | 9 ++++++++- .../1.cc => net/execution_context/make_service.cc} | 23 +++++++++++++--------- 7 files changed, 57 insertions(+), 13 deletions(-) copy libstdc++-v3/testsuite/experimental/{optional/constexpr/observers/1.cc => net [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-defconfig updated (f7e1b5c43 -> 8107cbd9a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-defconfig in repository toolchain/ci/base-artifacts. discards f7e1b5c43 0: update: binutils-gcc-linux: boot new 8107cbd9a 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (f7e1b5c43) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 111 +- 02-prepare_abe/console.log | 324 +- 03-build_abe-binutils/console.log | 11717 ++++++++-------- 04-build_abe-stage1/console.log | 13671 +++++++++--------- 05-build_linux/console.log | 816 +- 06-boot_linux/console.log | 380 +- 07-check_regression/console.log | 16 +- 08-update_baseline/console.log | 28 +- console.log | 27063 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- regressions.txt | 3 +- results | 2 +- 12 files changed, 27067 insertions(+), 27076 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (85462aefb52 -> 0f0564bb9a3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/llvm-project. from 85462aefb52 [gn build] (manually) port 8b409eaba adds 2b3b453a827 [TargetLowering] Only demand a funnelshift's modulo amount bits adds 8d6582aa6bb [gn build] (manually) port 8b409eaba more adds 185b41393dc [gn build] Port f62b898c1f5 adds 536ba6373f0 [Object] Change ELFObjectFile<ELFT>::getFileFormatName() to [...] adds 57d896e838b AMDGPU/GlobalISel: Make some large merges legal adds 4efec6e1c00 Revert "Disable memcpy-inline-fails.ll for windows" adds 5c261c9c452 Fix typo in parameter name. adds 6ce537ccfcf Revert "[SVE] Auto-generate builtins and header for svld1." adds 8ff2dcb18b5 [GlobalISel] add additional lowering support for G_INSERT adds e2d8aa6bf77 [lldb] Re-add nullptr check to IRForTarget::RewriteObjCCons [...] adds 4060016fce3 Revert "[gn build] (manually) port 8b409eaba" adds 19a03501879 GlobalISel: Fix round lowering adds 88fbd8f9e79 [lldb/Reproducers] Decode run-length encoding in GDB replay [...] adds ddd20ed1586 [AST] Move dependence computations into a separate file adds 18c97662482 Revert "[AST] Move dependence computations into a separate file" adds 8a593e29ab9 [AST] Correct the CXXOperatorCallExpr source range. adds 84386b2d8ae AMDGPU: Drop special case f64 fround lowering adds 07a41544fde Minor fix to a comment in CodeGenPrepare.cpp adds 09f4bdc03f8 [DexTer] Add step.UNKNOWN check for NoneType line numbers. adds 36091109675 Implement _LIBCPP_SUPPRESS_DEPRECATED_XXX when testing MSVC's STL adds c460dc6eebc AMDGPU/GlobalISel: Fix some illegal scalar argument types adds 80b627d69d3 AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source adds f5943288537 [PowerPC] Disable sanitizer test due to failures when using LLD adds 2e773626266 GlobalISel: Fix lower bswap for vectors adds ebb181cf409 [X86] matchScalarReduction - add support for partial reductions adds 9e484220358 Revert "[llvm-objdump] Display locations of variables along [...] adds 7d382dcd46a [Syntax] Build declarator nodes adds 05e7d8d6ce0 TTI: Add addrspace parameters to memcpy lowering functions adds b0bdb186f50 Utils: Always set alignment when expanding mem intrinsics adds 0616e9964b9 [InstSimplify][SVE] Fix SimplifyGEPInst for scalable vector. adds 0f2b68d9c70 Implement IR intrinsics for gather prefetch. adds 9b1513866fd [mlir][NFC] Add missing include for std::string. adds 0928368f623 [libc] Provide Arm Optimized Routines for the LLVM libc project. adds 623cb95eb33 Revert "[InstSimplify] Simplify calls with "returned" attribute" adds 78d622a48c1 [libc] Add a README.md file to the AOR directory. adds 2d723d4ad51 [mlir] Avoid the use of auto in templates to fix MSVC build adds 05ff3323e07 [AArch64] Remove unused variable adds 378b1e60809 [X86] Assign avx512bf16 instructions to the SSEPackedSingle [...] adds 166f83f4366 [QuantOps] Add the quant region definition adds 74bf95d71df [CUDA] Updated CompileCudaWithLLVM doc. adds 7fa204580df [LoopTerminology] Rotated Loops adds 30dc342f084 [LoopTerminology] Rotated Loops images adds df082ac45aa Basic Block Sections support in LLVM. adds 78ce190803c [gn build] Port df082ac45aa adds 2a3723ef114 [memtag] Plug in stack safety analysis. adds 19fccc52ff2 [Concepts] Fix incorrect control flow when TryAnnotateTypeC [...] adds fbb23c9714f Fix profiling options on PS4 target: - libclang_rt.profile [...] adds 5f7772004b1 [Tests] Add test coverage for prefix selection logic adds 8b3b04eb416 Make isValidImmForSVEVecImmAddrMode inline static rather th [...] adds d811aee5d9c [MLIR][NFC] update/clean up affine PDT, related utils, its [...] adds bd5941b9cee [mlir] Remove the PatternState class and simplify PatternMa [...] adds c3f0ceab0fd Add target to test basicblock-sections-mir-parse.mir adds 90a2fbdb044 Switch to TypeSystemClang over to CreateDeserialized() (NFC) adds 85726bbcbaa [X86] Disable fast-isel call lowering for functions with vX [...] adds ac48b1885ad [Support] Change isatty to is_displayed adds 032743e18f2 [mlir] Add support for the attribute verifiers in the diale [...] adds 39bcc76a925 [X86] Disable nop padding before instruction following hardcode adds d00d6a19dda Fix `-Wpedantic` warning. NFC. adds f0714cbb6a9 [sanitizer] Fix warning on windows adds f20dcc31e31 Fix unused function warning adds 332f0b3cd48 Affine expr simplification for add of const multiple of sam [...] adds fa72b29bec0 [PowerPC] add test cases for target hook isProfitableToHoist - NFC adds 80c351cdb6e [InstCombine] Transform to undef incorrect atomic unordered [...] adds 0b126eec6d4 [NFC][PowerPC] Simplify the logic in lower select_cc adds 3f3bda1c372 [LoopTerminology] Minor fixes in loop rotation adds 8aa07f81b85 Remove the old SecTaskAccess entry from debugserver's plist adds 8620bb95343 [lld] Fix "loop variable creates a copy" warning adds 398b497cd0e [NFC] LoopRotate: do issue debug message when not rotating [...] adds 876bb86e26c [AST] Move dependence computations into a separate file adds 1b5970edda4 [gn build] Port 876bb86e26c adds d3d844212fc Fix the buildbot error. adds 409cf4b7bf5 [llvm-readobj][test] - Remove unused Offset key from reloc- [...] adds 00952000351 [obj2yaml][test] - Remove excessive missing_symtab.test test. adds b83490bdb71 [PowerPC] Fix a typo of the condition of checking the fusio [...] adds 5156e38eb1d Fix memtag test. adds fe134b661b9 [yaml2obj][test] - Ensure that dynamic section has sh_entsi [...] adds 6bbbead7be2 [VE] Move VEInstPrinter.cpp and VEInstPrinter.h into MCTargetDesc adds 06489eaa921 [lldb] [Host/NetBSD] Rename Host.cpp to HostNetBSD.cpp adds af64948e2a0 [SVE][Inline-Asm] Add constraints for SVE ACLE types adds 4dd5f1ca9b2 [yaml2obj] - Add `ELFYAML::YAMLIntUInt` to fix how we parse [...] adds 010005f0774 [Sema][SVE] Reject subscripts on pointers to sizeless types adds 94489f35a7f [Sema][SVE] Reject arithmetic on pointers to sizeless types adds 09472969020 [Sema][SVE] Reject sizeless types in exception specs adds f5e0f8b10ab [lldb] Add test for importing ObjC modules in a non-ObjC target adds c47f971694b [Sema][SVE] Don't allow sizeless objects to be thrown adds bfb2ce02563 [mlir][vulkan-runner] Use C-compatible wrapper emission. adds 72ffb16b4cd [Sema][SVE] Don't allow sizeless types to be caught adds c09368313c2 [StackProtector] Catch direct out-of-bounds when checking a [...] adds 1d6f919df2c [SCCP] Explicitly mark values as overdefined (NFC). adds 0818e6cf1d3 [LLDB] Add support for AVR breakpoints adds 4add2492055 [AVR] Add support for the -mdouble=x flag adds 7c6e52ac0ce [lldb] Ptrs->refs in CommandObjectExpression::EvaluateExpre [...] adds 506406c4d59 [Sema][SVE] Reject "new" with sizeless types adds c6b8484e855 [analyzer] StdLibraryFunctionsChecker refactor w/ inheritance adds 4ece6f051bd [Sema][SVE] Reject "delete" with sizeless types adds ac1d23ed7de Replace MCTargetOptionsCommandFlags.inc and CommandFlags.in [...] adds ad357c15230 [gn build] Port ac1d23ed7de adds f95541839cb [lldb] Tighten checks in TestStats.py adds 211ba00ce00 [OpenCL] Add pipe and kernel enqueuing builtins adds 0f0564bb9a3 [OPENMP50]Initial support for detach clause in task directive. No new revisions were added by this update. Summary of changes: .../clang-tidy/modernize/LoopConvertCheck.cpp | 7 +- .../clangd/unittests/SelectionTests.cpp | 8 + clang-tools-extra/clangd/unittests/XRefsTests.cpp | 8 + clang/include/clang/AST/ComputeDependence.h | 182 + clang/include/clang/AST/DeclCXX.h | 22 +- clang/include/clang/AST/DeclTemplate.h | 4 + clang/include/clang/AST/DependenceFlags.h | 7 + clang/include/clang/AST/Expr.h | 347 +- clang/include/clang/AST/ExprCXX.h | 222 +- clang/include/clang/AST/ExprObjC.h | 168 +- clang/include/clang/AST/ExprOpenMP.h | 19 +- clang/include/clang/AST/OpenMPClause.h | 62 + clang/include/clang/AST/RecursiveASTVisitor.h | 6 + clang/include/clang/AST/TemplateBase.h | 3 + clang/include/clang/Basic/AArch64SVETypeFlags.h | 67 - clang/include/clang/Basic/BuiltinsAArch64.def | 13 + clang/include/clang/Basic/BuiltinsSVE.def | 20 - clang/include/clang/Basic/CMakeLists.txt | 7 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 25 +- clang/include/clang/Basic/LangOptions.def | 1 + clang/include/clang/Basic/OpenMPKinds.def | 2 + clang/include/clang/Basic/TargetBuiltins.h | 11 - clang/include/clang/Basic/arm_sve.td | 107 - clang/include/clang/Driver/Options.td | 2 + clang/include/clang/Sema/Sema.h | 10 +- clang/include/clang/Tooling/Syntax/Nodes.h | 136 +- clang/lib/AST/ASTImporter.cpp | 5 +- clang/lib/AST/CMakeLists.txt | 1 + clang/lib/AST/ComputeDependence.cpp | 701 + clang/lib/AST/Expr.cpp | 335 +- clang/lib/AST/ExprCXX.cpp | 219 +- clang/lib/AST/ExprConcepts.cpp | 64 +- clang/lib/AST/ExprObjC.cpp | 41 +- clang/lib/AST/OpenMPClause.cpp | 8 + clang/lib/AST/StmtProfile.cpp | 5 + clang/lib/Basic/OpenMPKinds.cpp | 4 + clang/lib/Basic/TargetInfo.cpp | 14 + clang/lib/Basic/Targets/AArch64.cpp | 18 +- clang/lib/Basic/Targets/AArch64.h | 15 + clang/lib/CodeGen/BackendUtil.cpp | 16 + clang/lib/CodeGen/CGBuiltin.cpp | 106 +- clang/lib/CodeGen/CGCall.cpp | 10 +- clang/lib/CodeGen/CGStmt.cpp | 15 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 1 + clang/lib/CodeGen/CodeGenFunction.h | 1 - clang/lib/Driver/ToolChains/Clang.cpp | 8 + clang/lib/Driver/ToolChains/PS4CPU.cpp | 8 +- clang/lib/Frontend/CompilerInvocation.cpp | 1 + clang/lib/Parse/ParseDecl.cpp | 6 + clang/lib/Parse/ParseOpenMP.cpp | 11 +- clang/lib/Parse/ParseTemplate.cpp | 3 +- clang/lib/Sema/OpenCLBuiltins.td | 41 + clang/lib/Sema/SemaDeclCXX.cpp | 5 + clang/lib/Sema/SemaExceptionSpec.cpp | 8 + clang/lib/Sema/SemaExpr.cpp | 20 +- clang/lib/Sema/SemaExprCXX.cpp | 11 +- clang/lib/Sema/SemaOpenMP.cpp | 101 +- clang/lib/Sema/SemaPseudoObject.cpp | 15 +- clang/lib/Sema/SemaTemplate.cpp | 13 +- clang/lib/Sema/TreeTransform.h | 23 + clang/lib/Serialization/ASTReader.cpp | 8 + clang/lib/Serialization/ASTWriter.cpp | 5 + .../Checkers/StdLibraryFunctionsChecker.cpp | 153 +- clang/lib/Tooling/Syntax/BuildTree.cpp | 311 +- clang/lib/Tooling/Syntax/Nodes.cpp | 94 + clang/test/CodeGen/aarch64-sve-inline-asm-crash.c | 24 + .../CodeGen/aarch64-sve-inline-asm-datatypes.c | 252 + .../CodeGen/aarch64-sve-inline-asm-negative-test.c | 21 + clang/test/CodeGen/mdouble.c | 13 + clang/test/Driver/mdouble.c | 7 + clang/test/Driver/memtag.c | 23 + clang/test/Driver/ps4-runtime-flags.c | 5 + clang/test/OpenMP/task_ast_print.cpp | 23 +- clang/test/OpenMP/task_messages.cpp | 41 +- clang/test/Sema/sizeless-1.c | 16 + clang/test/SemaCXX/invalid-member-expr.cpp | 1 + clang/test/SemaCXX/sizeless-1.cpp | 50 + clang/test/SemaCXX/typo-correction.cpp | 5 +- .../ms-lookup-template-base-classes.cpp | 1 + .../tools/clang-fuzzer/handle-llvm/handle_llvm.cpp | 32 +- clang/tools/libclang/CIndex.cpp | 4 + clang/unittests/Tooling/Syntax/TreeTest.cpp | 730 +- clang/utils/TableGen/SveEmitter.cpp | 649 +- clang/utils/TableGen/TableGen.cpp | 12 - clang/utils/TableGen/TableGenBackends.h | 2 - .../tests/sanitizer_pthread_wrappers.h | 6 +- compiler-rt/test/asan/TestCases/Posix/no-fd.cpp | 5 +- debuginfo-tests/dexter/dex/dextIR/DextIR.py | 4 + libc/AOR_v20.02/Makefile | 90 + libc/AOR_v20.02/README.md | 6 + libc/AOR_v20.02/config.mk | 70 + libc/AOR_v20.02/config.mk.dist | 68 + libc/AOR_v20.02/math/Dir.mk | 111 + libc/AOR_v20.02/math/cosf.c | 64 + libc/AOR_v20.02/math/exp.c | 177 + libc/AOR_v20.02/math/exp2.c | 144 + libc/AOR_v20.02/math/exp2f.c | 81 + libc/AOR_v20.02/math/exp2f_data.c | 79 + libc/AOR_v20.02/math/exp_data.c | 1121 + libc/AOR_v20.02/math/expf.c | 92 + libc/AOR_v20.02/math/include/mathlib.h | 101 + libc/AOR_v20.02/math/log.c | 163 + libc/AOR_v20.02/math/log2.c | 142 + libc/AOR_v20.02/math/log2_data.c | 210 + libc/AOR_v20.02/math/log2f.c | 81 + libc/AOR_v20.02/math/log2f_data.c | 34 + libc/AOR_v20.02/math/log_data.c | 512 + libc/AOR_v20.02/math/logf.c | 80 + libc/AOR_v20.02/math/logf_data.c | 34 + libc/AOR_v20.02/math/math_config.h | 420 + libc/AOR_v20.02/math/math_err.c | 81 + libc/AOR_v20.02/math/math_errf.c | 67 + libc/AOR_v20.02/math/pow.c | 381 + libc/AOR_v20.02/math/pow_log_data.c | 185 + libc/AOR_v20.02/math/powf.c | 222 + libc/AOR_v20.02/math/powf_log2_data.c | 35 + libc/AOR_v20.02/math/s_cos.c | 7 + libc/AOR_v20.02/math/s_cosf.c | 7 + libc/AOR_v20.02/math/s_exp.c | 7 + libc/AOR_v20.02/math/s_exp2f.c | 7 + libc/AOR_v20.02/math/s_exp2f_1u.c | 7 + libc/AOR_v20.02/math/s_expf.c | 7 + libc/AOR_v20.02/math/s_expf_1u.c | 7 + libc/AOR_v20.02/math/s_log.c | 7 + libc/AOR_v20.02/math/s_logf.c | 7 + libc/AOR_v20.02/math/s_pow.c | 7 + libc/AOR_v20.02/math/s_powf.c | 7 + libc/AOR_v20.02/math/s_sin.c | 7 + libc/AOR_v20.02/math/s_sinf.c | 7 + libc/AOR_v20.02/math/sincosf.c | 80 + libc/AOR_v20.02/math/sincosf.h | 154 + libc/AOR_v20.02/math/sincosf_data.c | 64 + libc/AOR_v20.02/math/sinf.c | 68 + libc/AOR_v20.02/math/test/mathbench.c | 772 + libc/AOR_v20.02/math/test/mathtest.c | 1702 + libc/AOR_v20.02/math/test/rtest/dotest.c | 2168 ++ libc/AOR_v20.02/math/test/rtest/intern.h | 92 + libc/AOR_v20.02/math/test/rtest/main.c | 335 + libc/AOR_v20.02/math/test/rtest/random.c | 100 + libc/AOR_v20.02/math/test/rtest/random.h | 13 + libc/AOR_v20.02/math/test/rtest/semi.c | 906 + libc/AOR_v20.02/math/test/rtest/semi.h | 54 + libc/AOR_v20.02/math/test/rtest/types.h | 26 + libc/AOR_v20.02/math/test/rtest/wrappers.c | 262 + libc/AOR_v20.02/math/test/rtest/wrappers.h | 115 + libc/AOR_v20.02/math/test/runulp.sh | 295 + .../math/test/testcases/directed/cosf.tst | 26 + .../math/test/testcases/directed/exp.tst | 32 + .../math/test/testcases/directed/exp2.tst | 31 + .../math/test/testcases/directed/exp2f.tst | 26 + .../math/test/testcases/directed/expf.tst | 24 + .../math/test/testcases/directed/log.tst | 22 + .../math/test/testcases/directed/log2.tst | 22 + .../math/test/testcases/directed/log2f.tst | 28 + .../math/test/testcases/directed/logf.tst | 70 + .../math/test/testcases/directed/pow.tst | 1419 + .../math/test/testcases/directed/powf.tst | 247 + .../math/test/testcases/directed/sincosf.tst | 52 + .../math/test/testcases/directed/sinf.tst | 29 + .../math/test/testcases/random/double.tst | 11 + .../math/test/testcases/random/float.tst | 16 + libc/AOR_v20.02/math/test/traces/exp.txt | 16000 ++++++++++ libc/AOR_v20.02/math/test/traces/sincosf.txt | 31999 +++++++++++++++++++ libc/AOR_v20.02/math/test/ulp.c | 852 + libc/AOR_v20.02/math/test/ulp.h | 363 + libc/AOR_v20.02/math/tools/cos.sollya | 32 + libc/AOR_v20.02/math/tools/exp.sollya | 36 + libc/AOR_v20.02/math/tools/exp2.sollya | 49 + libc/AOR_v20.02/math/tools/log.sollya | 36 + libc/AOR_v20.02/math/tools/log2.sollya | 43 + libc/AOR_v20.02/math/tools/log2_abs.sollya | 42 + libc/AOR_v20.02/math/tools/log_abs.sollya | 36 + libc/AOR_v20.02/math/tools/plot.py | 62 + libc/AOR_v20.02/math/tools/remez.jl | 1335 + libc/AOR_v20.02/math/tools/sin.sollya | 38 + libc/AOR_v20.02/math/tools/v_exp.sollya | 31 + libc/AOR_v20.02/math/tools/v_log.sollya | 35 + libc/AOR_v20.02/math/tools/v_sin.sollya | 37 + libc/AOR_v20.02/math/v_cos.c | 88 + libc/AOR_v20.02/math/v_cosf.c | 77 + libc/AOR_v20.02/math/v_exp.c | 95 + libc/AOR_v20.02/math/v_exp.h | 15 + libc/AOR_v20.02/math/v_exp2f.c | 79 + libc/AOR_v20.02/math/v_exp2f_1u.c | 76 + libc/AOR_v20.02/math/v_exp_data.c | 404 + libc/AOR_v20.02/math/v_expf.c | 84 + libc/AOR_v20.02/math/v_expf_1u.c | 81 + libc/AOR_v20.02/math/v_log.c | 105 + libc/AOR_v20.02/math/v_log.h | 19 + libc/AOR_v20.02/math/v_log_data.c | 159 + libc/AOR_v20.02/math/v_logf.c | 74 + libc/AOR_v20.02/math/v_math.h | 642 + libc/AOR_v20.02/math/v_pow.c | 28 + libc/AOR_v20.02/math/v_powf.c | 236 + libc/AOR_v20.02/math/v_sin.c | 87 + libc/AOR_v20.02/math/v_sinf.c | 76 + libc/AOR_v20.02/math/vn_cos.c | 13 + libc/AOR_v20.02/math/vn_cosf.c | 13 + libc/AOR_v20.02/math/vn_exp.c | 13 + libc/AOR_v20.02/math/vn_exp2f.c | 13 + libc/AOR_v20.02/math/vn_exp2f_1u.c | 12 + libc/AOR_v20.02/math/vn_expf.c | 13 + libc/AOR_v20.02/math/vn_expf_1u.c | 12 + libc/AOR_v20.02/math/vn_log.c | 13 + libc/AOR_v20.02/math/vn_logf.c | 13 + libc/AOR_v20.02/math/vn_pow.c | 13 + libc/AOR_v20.02/math/vn_powf.c | 13 + libc/AOR_v20.02/math/vn_sin.c | 13 + libc/AOR_v20.02/math/vn_sinf.c | 13 + libc/AOR_v20.02/networking/Dir.mk | 77 + libc/AOR_v20.02/networking/aarch64/chksum_simd.c | 147 + libc/AOR_v20.02/networking/arm/chksum_simd.c | 150 + libc/AOR_v20.02/networking/chksum.c | 82 + libc/AOR_v20.02/networking/chksum_common.h | 133 + libc/AOR_v20.02/networking/include/networking.h | 15 + libc/AOR_v20.02/networking/test/chksum.c | 382 + libc/AOR_v20.02/string/Dir.mk | 101 + libc/AOR_v20.02/string/aarch64/check-arch.S | 11 + libc/AOR_v20.02/string/aarch64/memchr-sve.S | 65 + libc/AOR_v20.02/string/aarch64/memchr.S | 144 + libc/AOR_v20.02/string/aarch64/memcmp-sve.S | 51 + libc/AOR_v20.02/string/aarch64/memcmp.S | 134 + libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S | 202 + libc/AOR_v20.02/string/aarch64/memcpy.S | 240 + libc/AOR_v20.02/string/aarch64/memset.S | 115 + libc/AOR_v20.02/string/aarch64/stpcpy-sve.S | 11 + libc/AOR_v20.02/string/aarch64/stpcpy.S | 11 + libc/AOR_v20.02/string/aarch64/strchr-mte.S | 131 + libc/AOR_v20.02/string/aarch64/strchr-sve.S | 72 + libc/AOR_v20.02/string/aarch64/strchr.S | 132 + libc/AOR_v20.02/string/aarch64/strchrnul-sve.S | 10 + libc/AOR_v20.02/string/aarch64/strchrnul.S | 117 + libc/AOR_v20.02/string/aarch64/strcmp-sve.S | 60 + libc/AOR_v20.02/string/aarch64/strcmp.S | 171 + libc/AOR_v20.02/string/aarch64/strcpy-sve.S | 72 + libc/AOR_v20.02/string/aarch64/strcpy.S | 309 + libc/AOR_v20.02/string/aarch64/strlen-mte.S | 186 + libc/AOR_v20.02/string/aarch64/strlen-sve.S | 58 + libc/AOR_v20.02/string/aarch64/strlen.S | 207 + libc/AOR_v20.02/string/aarch64/strncmp-sve.S | 69 + libc/AOR_v20.02/string/aarch64/strncmp.S | 262 + libc/AOR_v20.02/string/aarch64/strnlen-sve.S | 75 + libc/AOR_v20.02/string/aarch64/strnlen.S | 156 + libc/AOR_v20.02/string/aarch64/strrchr-sve.S | 86 + libc/AOR_v20.02/string/aarch64/strrchr.S | 148 + libc/AOR_v20.02/string/arm/check-arch.S | 11 + libc/AOR_v20.02/string/arm/memchr.S | 134 + libc/AOR_v20.02/string/arm/memcpy.S | 588 + libc/AOR_v20.02/string/arm/memset.S | 100 + libc/AOR_v20.02/string/arm/strcmp-armv6m.S | 118 + libc/AOR_v20.02/string/arm/strcmp.S | 477 + libc/AOR_v20.02/string/arm/strcpy.c | 134 + libc/AOR_v20.02/string/arm/strlen-armv6t2.S | 125 + libc/AOR_v20.02/string/asmdefs.h | 32 + libc/AOR_v20.02/string/include/stringlib.h | 58 + libc/AOR_v20.02/string/test/memchr.c | 94 + libc/AOR_v20.02/string/test/memcmp.c | 97 + libc/AOR_v20.02/string/test/memcpy.c | 99 + libc/AOR_v20.02/string/test/memmove.c | 145 + libc/AOR_v20.02/string/test/memset.c | 112 + libc/AOR_v20.02/string/test/stpcpy.c | 99 + libc/AOR_v20.02/string/test/strchr.c | 99 + libc/AOR_v20.02/string/test/strchrnul.c | 100 + libc/AOR_v20.02/string/test/strcmp.c | 104 + libc/AOR_v20.02/string/test/strcpy.c | 100 + libc/AOR_v20.02/string/test/strlen.c | 92 + libc/AOR_v20.02/string/test/strncmp.c | 104 + libc/AOR_v20.02/string/test/strnlen.c | 94 + libc/AOR_v20.02/string/test/strrchr.c | 98 + libc/AOR_v20.02/string/x86_64/check-arch.S | 11 + libcxx/test/support/msvc_stdlib_force_include.h | 16 +- lld/COFF/Writer.cpp | 2 +- lld/Common/TargetOptionsCommandFlags.cpp | 25 +- lld/test/ELF/basic-ppc.s | 2 +- lld/test/ELF/basic-ppc64.s | 2 +- lld/test/ELF/format-binary.test | 4 +- lld/test/ELF/gnu-hash-table.s | 6 +- .../linkerscript/linker-script-in-search-path.s | 2 +- lld/test/ELF/lto/lto-start.ll | 2 +- lld/test/ELF/lto/obj-path.ll | 4 +- lld/test/ELF/lto/thinlto-debug-fission.ll | 2 +- lld/test/ELF/lto/thinlto-obj-path.ll | 2 +- lld/test/ELF/relocatable-empty-archive.s | 2 +- lld/test/ELF/relocatable.s | 2 +- lldb/source/Commands/CommandObjectExpression.cpp | 45 +- lldb/source/Commands/CommandObjectExpression.h | 5 +- lldb/source/Host/CMakeLists.txt | 2 +- .../Host/netbsd/{Host.cpp => HostNetBSD.cpp} | 2 +- .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 2 +- .../Process/gdb-remote/GDBRemoteCommunication.cpp | 55 +- .../Process/gdb-remote/GDBRemoteCommunication.h | 3 + .../GDBRemoteCommunicationReplayServer.cpp | 12 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 384 +- lldb/source/Target/Platform.cpp | 6 + .../API/commands/statistics/basic/TestStats.py | 8 +- .../reproducers/attach/TestReproducerAttach.py | 1 - .../objc/modules-non-objc-target}/Makefile | 0 .../TestObjCModulesNonObjCTarget.py | 26 + .../API/lang/objc/modules-non-objc-target/main.c | 3 + .../resources/lldb-debugserver-Info.plist | 5 - llvm/docs/CommandGuide/llvm-objdump.rst | 11 - llvm/docs/CompileCudaWithLLVM.rst | 21 +- llvm/docs/LoopTerminology.rst | 224 +- llvm/docs/Passes.rst | 8 +- llvm/docs/loop-terminology-guarded-loop.png | Bin 0 -> 72585 bytes llvm/docs/loop-terminology-initial-loop.png | Bin 0 -> 41638 bytes llvm/docs/loop-terminology-rotated-loop.png | Bin 0 -> 61457 bytes llvm/include/llvm-c/DebugInfo.h | 2 +- llvm/include/llvm/Analysis/StackSafetyAnalysis.h | 19 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 17 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 3 + llvm/include/llvm/CodeGen/CommandFlags.h | 149 + llvm/include/llvm/CodeGen/CommandFlags.inc | 496 - .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 1 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 5 + llvm/include/llvm/CodeGen/MachineBasicBlock.h | 43 + llvm/include/llvm/CodeGen/MachineFunction.h | 59 + llvm/include/llvm/CodeGen/Passes.h | 7 + llvm/include/llvm/CodeGen/StackProtector.h | 2 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 + .../include/llvm/DebugInfo/DWARF/DWARFExpression.h | 10 - llvm/include/llvm/IR/IntrinsicsAArch64.td | 49 +- llvm/include/llvm/InitializePasses.h | 1 + llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h | 54 + .../llvm/MC/MCTargetOptionsCommandFlags.inc | 65 - llvm/include/llvm/Object/ELFObjectFile.h | 50 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 11 +- llvm/include/llvm/Support/FormattedStream.h | 14 +- .../include/llvm/Target/TargetLoweringObjectFile.h | 10 + llvm/include/llvm/module.modulemap | 3 - llvm/lib/Analysis/InstructionSimplify.cpp | 10 +- llvm/lib/Analysis/StackSafetyAnalysis.cpp | 52 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 11 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 77 +- llvm/lib/CodeGen/BBSectionsPrepare.cpp | 315 + llvm/lib/CodeGen/CMakeLists.txt | 2 + llvm/lib/CodeGen/CodeGen.cpp | 1 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 2 +- llvm/lib/CodeGen/CommandFlags.cpp | 588 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 99 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 29 + llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 8 + llvm/lib/CodeGen/MIRPrinter.cpp | 21 + llvm/lib/CodeGen/MachineBasicBlock.cpp | 69 +- llvm/lib/CodeGen/MachineFunction.cpp | 55 + llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 8 + llvm/lib/CodeGen/StackProtector.cpp | 37 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 54 +- llvm/lib/CodeGen/TargetPassConfig.cpp | 3 + llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 122 - .../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 2 +- llvm/lib/MC/CMakeLists.txt | 1 + llvm/lib/MC/MCTargetOptionsCommandFlags.cpp | 105 + llvm/lib/ObjectYAML/ELFYAML.cpp | 34 +- llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/Support/FormattedStream.cpp | 29 +- llvm/lib/Support/raw_ostream.cpp | 2 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 128 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 42 +- llvm/lib/Target/AArch64/AArch64StackTagging.cpp | 4 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 37 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 16 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 72 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 2 - llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 11 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 55 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 25 +- llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 2 +- llvm/lib/Target/TargetLoweringObjectFile.cpp | 16 + llvm/lib/Target/VE/CMakeLists.txt | 1 - llvm/lib/Target/VE/InstPrinter/CMakeLists.txt | 3 - llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt | 22 - llvm/lib/Target/VE/LLVMBuild.txt | 5 +- llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 1 + llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt | 2 +- .../VEInstPrinter.cpp | 0 .../{InstPrinter => MCTargetDesc}/VEInstPrinter.h | 0 llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +- .../Target/VE/MCTargetDesc/VETargetStreamer.cpp | 2 +- llvm/lib/Target/VE/VEAsmPrinter.cpp | 2 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 58 +- llvm/lib/Target/X86/X86FastISel.cpp | 3 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 48 +- llvm/lib/Target/X86/X86InstrAVX512.td | 30 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 12 + llvm/lib/Transforms/Scalar/SCCP.cpp | 42 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 8 +- llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp | 119 +- llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll | 34 + .../Analysis/ValueTracking/known-nonnull-at.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-simplest-elf.ll | 2 +- llvm/test/CodeGen/AArch64/stack-tagging.ll | 6 + ...e-intrinsics-gather-prefetches-scaled-offset.ll | 200 + ...nsics-gather-prefetches-vect-base-imm-offset.ll | 82 + ...ther-prefetches-vect-base-invalid-imm-offset.ll | 286 + .../AMDGPU/GlobalISel/inst-select-merge-values.mir | 24 + .../GlobalISel/inst-select-unmerge-values.mir | 29 + .../GlobalISel/irtranslator-function-args.ll | 142 + .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 16 +- .../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 995 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 55 + .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 106 + llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll | 546 +- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 25 +- .../AMDGPU/GlobalISel/regbankselect-sext.mir | 40 +- .../AMDGPU/GlobalISel/regbankselect-zext.mir | 40 +- llvm/test/CodeGen/AMDGPU/elf.ll | 2 +- llvm/test/CodeGen/AMDGPU/elf.r600.ll | 2 +- llvm/test/CodeGen/AMDGPU/fshl.ll | 157 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 819 +- llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics.ll | 38 +- llvm/test/CodeGen/AMDGPU/memcpy-inline-fails.ll | 1 - llvm/test/CodeGen/X86/avx512-calling-conv.ll | 960 + llvm/test/CodeGen/X86/basicblock-sections-cold.ll | 41 + .../CodeGen/X86/basicblock-sections-directjumps.ll | 38 + llvm/test/CodeGen/X86/basicblock-sections-eh.ll | 84 + .../test/CodeGen/X86/basicblock-sections-labels.ll | 33 + llvm/test/CodeGen/X86/basicblock-sections-list.ll | 76 + .../test/CodeGen/X86/basicblock-sections-listbb.ll | 38 + .../CodeGen/X86/basicblock-sections-mir-parse.mir | 131 + .../CodeGen/X86/basicblock-sections-mir-print.ll | 32 + llvm/test/CodeGen/X86/basicblock-sections.ll | 36 + llvm/test/CodeGen/X86/movmsk-cmp.ll | 85 +- llvm/test/CodeGen/X86/shift-by-signext.ll | 4 +- llvm/test/CodeGen/X86/stack-folding-avx512bf16.ll | 12 +- llvm/test/CodeGen/X86/stack-guard-oob.ll | 415 + llvm/test/DebugInfo/AArch64/big-endian-dump.ll | 2 +- llvm/test/DebugInfo/AArch64/little-endian-dump.ll | 2 +- llvm/test/DebugInfo/ARM/big-endian-dump.ll | 2 +- llvm/test/DebugInfo/ARM/little-endian-dump.ll | 2 +- llvm/test/DebugInfo/Sparc/gnu-window-save.ll | 4 +- llvm/test/MC/ARM/dwarf-asm-no-code.s | 2 +- llvm/test/MC/AVR/dwarf-asm-no-code.s | 2 +- llvm/test/MC/AsmParser/non-english-characters.s | 2 +- llvm/test/MC/ELF/empty.s | 4 +- llvm/test/MC/ELF/relocation-386.s | 4 +- llvm/test/MC/Hexagon/basic.ll | 2 +- llvm/test/MC/RISCV/elf-header.s | 4 +- llvm/test/MC/Sparc/sparc-relocations.s | 2 +- llvm/test/MC/X86/align-branch-64-hardcode.s | 32 + llvm/test/MC/X86/prefix-padding-32.s | 50 + llvm/test/MC/X86/prefix-padding-64.s | 53 + llvm/test/Object/AMDGPU/elf32-unknown.yaml | 2 +- llvm/test/Object/AMDGPU/elf64-unknown.yaml | 2 +- llvm/test/Object/invalid-alignment.test | 2 +- llvm/test/ThinLTO/X86/empty-module.ll | 2 +- llvm/test/Transforms/InstCombine/align-attr.ll | 2 +- .../InstCombine/element-atomic-memintrins.ll | 19 + .../Transforms/InstCombine/expensive-combines.ll | 2 +- .../test/Transforms/InstCombine/fortify-folding.ll | 4 +- llvm/test/Transforms/InstCombine/strcpy_chk-1.ll | 2 +- llvm/test/Transforms/InstCombine/strncpy_chk-1.ll | 2 +- llvm/test/Transforms/InstCombine/unused-nonnull.ll | 9 +- llvm/test/Transforms/InstSimplify/call.ll | 4 +- llvm/test/Transforms/InstSimplify/vscale.ll | 39 + llvm/test/Transforms/SCCP/ip-ranges-select.ll | 37 + .../Transforms/SimplifyCFG/PowerPC/prefer-fma.ll | 102 + llvm/test/tools/gold/X86/thinlto.ll | 2 +- .../llvm-objcopy/ELF/binary-output-target.test | 12 +- .../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 +- .../test/tools/llvm-objcopy/ELF/many-sections.test | 2 +- llvm/test/tools/llvm-objdump/ARM/Inputs/debug.c | 10 - .../test/tools/llvm-objdump/ARM/Inputs/wide-char.c | 3 - .../llvm-objdump/ARM/debug-vars-dwarf4-sections.s | 354 - .../tools/llvm-objdump/ARM/debug-vars-dwarf4.s | 456 - .../llvm-objdump/ARM/debug-vars-dwarf5-sections.s | 414 - .../tools/llvm-objdump/ARM/debug-vars-dwarf5.s | 385 - .../tools/llvm-objdump/ARM/debug-vars-wide-chars.s | 232 - llvm/test/tools/llvm-objdump/PowerPC/debug-vars.s | 373 - llvm/test/tools/llvm-readobj/ELF/all.test | 2 +- .../llvm-readobj/ELF/amdgpu-elf-definitions.test | 2 +- llvm/test/tools/llvm-readobj/ELF/basic.test | 2 +- .../llvm-readobj/ELF/dynamic-no-pt-dynamic.test | 2 +- llvm/test/tools/llvm-readobj/ELF/file-headers.test | 6 +- llvm/test/tools/llvm-readobj/ELF/loadname.test | 2 +- llvm/test/tools/llvm-readobj/ELF/no-action.test | 2 +- llvm/test/tools/llvm-readobj/ELF/ppc64-glink.test | 2 +- .../tools/llvm-readobj/ELF/program-headers.test | 4 +- .../llvm-readobj/ELF/reloc-types-elf-aarch64.test | 368 +- .../llvm-readobj/ELF/reloc-types-elf-arm.test | 395 +- .../llvm-readobj/ELF/reloc-types-elf-lanai.test | 20 +- .../llvm-readobj/ELF/reloc-types-elf-mips.test | 155 +- .../llvm-readobj/ELF/reloc-types-elf-mips64.test | 359 +- llvm/test/tools/llvm-readobj/archive.test | 4 +- llvm/test/tools/llvm-readobj/thin-archive.test | 10 +- llvm/test/tools/obj2yaml/Inputs/crt1.o | Bin 2712 -> 0 bytes llvm/test/tools/obj2yaml/missing_symtab.test | 5 - llvm/test/tools/yaml2obj/ELF/dynamic-section.yaml | 31 +- .../test/tools/yaml2obj/ELF/relocation-addend.yaml | 125 +- llvm/tools/dsymutil/DwarfStreamer.cpp | 7 +- llvm/tools/gold/gold-plugin.cpp | 16 +- llvm/tools/llc/CMakeLists.txt | 1 + llvm/tools/llc/llc.cpp | 43 +- llvm/tools/lli/CMakeLists.txt | 1 + llvm/tools/lli/lli.cpp | 41 +- llvm/tools/llvm-dwp/llvm-dwp.cpp | 6 +- llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 17 +- llvm/tools/llvm-lto/CMakeLists.txt | 5 +- llvm/tools/llvm-lto/llvm-lto.cpp | 30 +- llvm/tools/llvm-lto2/CMakeLists.txt | 1 + llvm/tools/llvm-lto2/llvm-lto2.cpp | 20 +- llvm/tools/llvm-mc-assemble-fuzzer/CMakeLists.txt | 1 + .../llvm-mc-assemble-fuzzer.cpp | 12 +- llvm/tools/llvm-mc/CMakeLists.txt | 1 + llvm/tools/llvm-mc/llvm-mc.cpp | 6 +- llvm/tools/llvm-mca/llvm-mca.cpp | 8 +- llvm/tools/llvm-ml/llvm-ml.cpp | 6 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 538 +- llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 16 +- llvm/tools/lto/CMakeLists.txt | 4 +- llvm/tools/lto/lto.cpp | 35 +- llvm/tools/opt/opt.cpp | 23 +- .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 175 + llvm/unittests/DebugInfo/DWARF/CMakeLists.txt | 1 - .../DWARF/DWARFExpressionCompactPrinterTest.cpp | 115 - llvm/unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 6 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 10 - llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 1 - llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 1 - llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 2 + llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 5 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 7 +- mlir/include/mlir/Dialect/QuantOps/QuantOps.td | 30 + mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 21 +- mlir/include/mlir/IR/AffineExpr.h | 2 +- mlir/include/mlir/IR/OpBase.td | 10 + mlir/include/mlir/IR/PatternMatch.h | 63 +- mlir/include/mlir/TableGen/Dialect.h | 10 + mlir/include/mlir/Transforms/DialectConversion.h | 4 +- mlir/include/mlir/Transforms/LoopUtils.h | 9 +- .../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 8 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 219 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 4 +- mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp | 54 +- mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.cpp | 3 +- mlir/lib/IR/AffineExpr.cpp | 34 +- mlir/lib/IR/PatternMatch.cpp | 7 +- .../lib/Quantizer/Configurations/FxpMathConfig.cpp | 2 +- mlir/lib/TableGen/Dialect.cpp | 12 + mlir/lib/Transforms/DialectConversion.cpp | 4 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 80 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 102 +- .../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 17 +- mlir/test/Dialect/AffineOps/canonicalize.mlir | 2 +- mlir/test/Dialect/QuantOps/quant_region.mlir | 101 + mlir/test/IR/affine-map.mlir | 14 +- mlir/test/Transforms/pipeline-data-transfer.mlir | 34 +- mlir/test/lib/TestDialect/CMakeLists.txt | 1 + mlir/test/lib/TestDialect/TestDialect.cpp | 2 +- mlir/test/lib/TestDialect/TestDialect.h | 18 +- mlir/test/lib/TestDialect/TestOps.td | 7 +- mlir/tools/mlir-tblgen/DialectGen.cpp | 59 +- mlir/tools/mlir-vulkan-runner/VulkanRuntime.h | 2 +- .../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 4 +- .../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 45 +- 559 files changed, 88326 insertions(+), 9343 deletions(-) create mode 100644 clang/include/clang/AST/ComputeDependence.h delete mode 100644 clang/include/clang/Basic/AArch64SVETypeFlags.h delete mode 100644 clang/include/clang/Basic/BuiltinsSVE.def create mode 100644 clang/lib/AST/ComputeDependence.cpp create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-crash.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-datatypes.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-negative-test.c create mode 100644 clang/test/CodeGen/mdouble.c create mode 100644 clang/test/Driver/mdouble.c create mode 100644 clang/test/Driver/memtag.c create mode 100644 libc/AOR_v20.02/Makefile create mode 100644 libc/AOR_v20.02/README.md create mode 100644 libc/AOR_v20.02/config.mk create mode 100644 libc/AOR_v20.02/config.mk.dist create mode 100644 libc/AOR_v20.02/math/Dir.mk create mode 100644 libc/AOR_v20.02/math/cosf.c create mode 100644 libc/AOR_v20.02/math/exp.c create mode 100644 libc/AOR_v20.02/math/exp2.c create mode 100644 libc/AOR_v20.02/math/exp2f.c create mode 100644 libc/AOR_v20.02/math/exp2f_data.c create mode 100644 libc/AOR_v20.02/math/exp_data.c create mode 100644 libc/AOR_v20.02/math/expf.c create mode 100644 libc/AOR_v20.02/math/include/mathlib.h create mode 100644 libc/AOR_v20.02/math/log.c create mode 100644 libc/AOR_v20.02/math/log2.c create mode 100644 libc/AOR_v20.02/math/log2_data.c create mode 100644 libc/AOR_v20.02/math/log2f.c create mode 100644 libc/AOR_v20.02/math/log2f_data.c create mode 100644 libc/AOR_v20.02/math/log_data.c create mode 100644 libc/AOR_v20.02/math/logf.c create mode 100644 libc/AOR_v20.02/math/logf_data.c create mode 100644 libc/AOR_v20.02/math/math_config.h create mode 100644 libc/AOR_v20.02/math/math_err.c create mode 100644 libc/AOR_v20.02/math/math_errf.c create mode 100644 libc/AOR_v20.02/math/pow.c create mode 100644 libc/AOR_v20.02/math/pow_log_data.c create mode 100644 libc/AOR_v20.02/math/powf.c create mode 100644 libc/AOR_v20.02/math/powf_log2_data.c create mode 100644 libc/AOR_v20.02/math/s_cos.c create mode 100644 libc/AOR_v20.02/math/s_cosf.c create mode 100644 libc/AOR_v20.02/math/s_exp.c create mode 100644 libc/AOR_v20.02/math/s_exp2f.c create mode 100644 libc/AOR_v20.02/math/s_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/s_expf.c create mode 100644 libc/AOR_v20.02/math/s_expf_1u.c create mode 100644 libc/AOR_v20.02/math/s_log.c create mode 100644 libc/AOR_v20.02/math/s_logf.c create mode 100644 libc/AOR_v20.02/math/s_pow.c create mode 100644 libc/AOR_v20.02/math/s_powf.c create mode 100644 libc/AOR_v20.02/math/s_sin.c create mode 100644 libc/AOR_v20.02/math/s_sinf.c create mode 100644 libc/AOR_v20.02/math/sincosf.c create mode 100644 libc/AOR_v20.02/math/sincosf.h create mode 100644 libc/AOR_v20.02/math/sincosf_data.c create mode 100644 libc/AOR_v20.02/math/sinf.c create mode 100644 libc/AOR_v20.02/math/test/mathbench.c create mode 100644 libc/AOR_v20.02/math/test/mathtest.c create mode 100644 libc/AOR_v20.02/math/test/rtest/dotest.c create mode 100644 libc/AOR_v20.02/math/test/rtest/intern.h create mode 100644 libc/AOR_v20.02/math/test/rtest/main.c create mode 100644 libc/AOR_v20.02/math/test/rtest/random.c create mode 100644 libc/AOR_v20.02/math/test/rtest/random.h create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.c create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.h create mode 100644 libc/AOR_v20.02/math/test/rtest/types.h create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.c create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.h create mode 100755 libc/AOR_v20.02/math/test/runulp.sh create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/cosf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2f.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/expf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2f.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/logf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/pow.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/powf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sincosf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sinf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/random/double.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/random/float.tst create mode 100644 libc/AOR_v20.02/math/test/traces/exp.txt create mode 100644 libc/AOR_v20.02/math/test/traces/sincosf.txt create mode 100644 libc/AOR_v20.02/math/test/ulp.c create mode 100644 libc/AOR_v20.02/math/test/ulp.h create mode 100644 libc/AOR_v20.02/math/tools/cos.sollya create mode 100644 libc/AOR_v20.02/math/tools/exp.sollya create mode 100644 libc/AOR_v20.02/math/tools/exp2.sollya create mode 100644 libc/AOR_v20.02/math/tools/log.sollya create mode 100644 libc/AOR_v20.02/math/tools/log2.sollya create mode 100644 libc/AOR_v20.02/math/tools/log2_abs.sollya create mode 100644 libc/AOR_v20.02/math/tools/log_abs.sollya create mode 100755 libc/AOR_v20.02/math/tools/plot.py create mode 100755 libc/AOR_v20.02/math/tools/remez.jl create mode 100644 libc/AOR_v20.02/math/tools/sin.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_exp.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_log.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_sin.sollya create mode 100644 libc/AOR_v20.02/math/v_cos.c create mode 100644 libc/AOR_v20.02/math/v_cosf.c create mode 100644 libc/AOR_v20.02/math/v_exp.c create mode 100644 libc/AOR_v20.02/math/v_exp.h create mode 100644 libc/AOR_v20.02/math/v_exp2f.c create mode 100644 libc/AOR_v20.02/math/v_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/v_exp_data.c create mode 100644 libc/AOR_v20.02/math/v_expf.c create mode 100644 libc/AOR_v20.02/math/v_expf_1u.c create mode 100644 libc/AOR_v20.02/math/v_log.c create mode 100644 libc/AOR_v20.02/math/v_log.h create mode 100644 libc/AOR_v20.02/math/v_log_data.c create mode 100644 libc/AOR_v20.02/math/v_logf.c create mode 100644 libc/AOR_v20.02/math/v_math.h create mode 100644 libc/AOR_v20.02/math/v_pow.c create mode 100644 libc/AOR_v20.02/math/v_powf.c create mode 100644 libc/AOR_v20.02/math/v_sin.c create mode 100644 libc/AOR_v20.02/math/v_sinf.c create mode 100644 libc/AOR_v20.02/math/vn_cos.c create mode 100644 libc/AOR_v20.02/math/vn_cosf.c create mode 100644 libc/AOR_v20.02/math/vn_exp.c create mode 100644 libc/AOR_v20.02/math/vn_exp2f.c create mode 100644 libc/AOR_v20.02/math/vn_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/vn_expf.c create mode 100644 libc/AOR_v20.02/math/vn_expf_1u.c create mode 100644 libc/AOR_v20.02/math/vn_log.c create mode 100644 libc/AOR_v20.02/math/vn_logf.c create mode 100644 libc/AOR_v20.02/math/vn_pow.c create mode 100644 libc/AOR_v20.02/math/vn_powf.c create mode 100644 libc/AOR_v20.02/math/vn_sin.c create mode 100644 libc/AOR_v20.02/math/vn_sinf.c create mode 100644 libc/AOR_v20.02/networking/Dir.mk create mode 100644 libc/AOR_v20.02/networking/aarch64/chksum_simd.c create mode 100644 libc/AOR_v20.02/networking/arm/chksum_simd.c create mode 100644 libc/AOR_v20.02/networking/chksum.c create mode 100644 libc/AOR_v20.02/networking/chksum_common.h create mode 100644 libc/AOR_v20.02/networking/include/networking.h create mode 100644 libc/AOR_v20.02/networking/test/chksum.c create mode 100644 libc/AOR_v20.02/string/Dir.mk create mode 100644 libc/AOR_v20.02/string/aarch64/check-arch.S create mode 100644 libc/AOR_v20.02/string/aarch64/memchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/memchr.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/memset.S create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-mte.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-mte.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen.S create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen.S create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr.S create mode 100644 libc/AOR_v20.02/string/arm/check-arch.S create mode 100644 libc/AOR_v20.02/string/arm/memchr.S create mode 100644 libc/AOR_v20.02/string/arm/memcpy.S create mode 100644 libc/AOR_v20.02/string/arm/memset.S create mode 100644 libc/AOR_v20.02/string/arm/strcmp-armv6m.S create mode 100644 libc/AOR_v20.02/string/arm/strcmp.S create mode 100644 libc/AOR_v20.02/string/arm/strcpy.c create mode 100644 libc/AOR_v20.02/string/arm/strlen-armv6t2.S create mode 100644 libc/AOR_v20.02/string/asmdefs.h create mode 100644 libc/AOR_v20.02/string/include/stringlib.h create mode 100644 libc/AOR_v20.02/string/test/memchr.c create mode 100644 libc/AOR_v20.02/string/test/memcmp.c create mode 100644 libc/AOR_v20.02/string/test/memcpy.c create mode 100644 libc/AOR_v20.02/string/test/memmove.c create mode 100644 libc/AOR_v20.02/string/test/memset.c create mode 100644 libc/AOR_v20.02/string/test/stpcpy.c create mode 100644 libc/AOR_v20.02/string/test/strchr.c create mode 100644 libc/AOR_v20.02/string/test/strchrnul.c create mode 100644 libc/AOR_v20.02/string/test/strcmp.c create mode 100644 libc/AOR_v20.02/string/test/strcpy.c create mode 100644 libc/AOR_v20.02/string/test/strlen.c create mode 100644 libc/AOR_v20.02/string/test/strncmp.c create mode 100644 libc/AOR_v20.02/string/test/strnlen.c create mode 100644 libc/AOR_v20.02/string/test/strrchr.c create mode 100644 libc/AOR_v20.02/string/x86_64/check-arch.S rename lldb/source/Host/netbsd/{Host.cpp => HostNetBSD.cpp} (99%) copy lldb/test/API/{commands/expression/entry-bp => lang/objc/modules-non-objc-tar [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/TestObjCModules [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/main.c create mode 100644 llvm/docs/loop-terminology-guarded-loop.png create mode 100644 llvm/docs/loop-terminology-initial-loop.png create mode 100644 llvm/docs/loop-terminology-rotated-loop.png create mode 100644 llvm/include/llvm/CodeGen/CommandFlags.h delete mode 100644 llvm/include/llvm/CodeGen/CommandFlags.inc create mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h delete mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.inc create mode 100644 llvm/lib/CodeGen/BBSectionsPrepare.cpp create mode 100644 llvm/lib/CodeGen/CommandFlags.cpp create mode 100644 llvm/lib/MC/MCTargetOptionsCommandFlags.cpp delete mode 100644 llvm/lib/Target/VE/InstPrinter/CMakeLists.txt delete mode 100644 llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.cpp (100%) rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.h (100%) create mode 100644 llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-scal [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...] create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-cold.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-directjumps.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-eh.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-labels.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-list.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-listbb.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-parse.mir create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-print.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections.ll create mode 100644 llvm/test/CodeGen/X86/stack-guard-oob.ll create mode 100644 llvm/test/MC/X86/align-branch-64-hardcode.s create mode 100644 llvm/test/MC/X86/prefix-padding-32.s create mode 100644 llvm/test/MC/X86/prefix-padding-64.s create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-select.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/PowerPC/prefer-fma.ll delete mode 100644 llvm/test/tools/llvm-objdump/ARM/Inputs/debug.c delete mode 100644 llvm/test/tools/llvm-objdump/ARM/Inputs/wide-char.c delete mode 100644 llvm/test/tools/llvm-objdump/ARM/debug-vars-dwarf4-sections.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/debug-vars-dwarf4.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/debug-vars-dwarf5-sections.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/debug-vars-dwarf5.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/debug-vars-wide-chars.s delete mode 100644 llvm/test/tools/llvm-objdump/PowerPC/debug-vars.s delete mode 100755 llvm/test/tools/obj2yaml/Inputs/crt1.o delete mode 100644 llvm/test/tools/obj2yaml/missing_symtab.test delete mode 100644 llvm/unittests/DebugInfo/DWARF/DWARFExpressionCompactPrinterTest.cpp create mode 100644 mlir/test/Dialect/QuantOps/quant_region.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (b5932c6a8 -> 5b0e6596c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards b5932c6a8 0: update: llvm-linux: 18458 new 5b0e6596c 0: update: llvm-linux: 18458 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b5932c6a8) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 25 +- 02-build_llvm/console.log | 12743 ++++++++++++++++++----------------- 03-build_linux/console.log | 838 ++- 05-check_regression/console.log | 26 +- 06-update_baseline/console.log | 2 +- console.log | 13634 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- regressions.txt | 4 +- 8 files changed, 13646 insertions(+), 13634 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig updated (136fec1e27f -> 6df4618cac9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig in repository toolchain/ci/gcc. from 136fec1e27f x32 does not support MS ABI, skip testcases that require it. adds f19b40bd377 Fix ChangeLog formatting from my commit last friday. adds bc093503d74 libphobos: Reset libtool_VERSION to 1:0:0 adds 63c8f7d6a08 [ARM][GCC][1/x]: MVE ACLE intrinsics framework patch. adds c7be0832b54 [ARM][GCC][2/x]: MVE ACLE intrinsics framework patch. adds 5dee500b359 [ARM][GCC][3/x]: MVE ACLE intrinsics framework patch. adds f522810d2b5 [testsuite] Avoid duplicate test names in sizeless tests adds bae7b38cf8a Fix PR94185: Do not reuse insn alternative after changing m [...] adds c015ff8ccaf c: Handle MEM_REF in c_fully_fold* [PR94179] adds 447d196e75d d: Fix multiple definition error when using mixins and interfaces. adds c62f5e6e1f4 libstdc++: Add default constructor to net::service_already_ [...] adds 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...] adds b3f246f12b2 Daily bump. adds 950183c7741 Update gcc sv.po. adds 57e7ad5a8fd c++: Add test for PR 93901. adds ecf2b69a629 Filter a test-case with gas. adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...] adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187] adds fd857de8070 c: ignore initializers for elements of variable-size types [...] adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...] adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics. adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...] adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand. adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015] adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...] adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 698 ++++++++- gcc/DATESTAMP | 2 +- gcc/builtins.c | 22 +- gcc/c-family/ChangeLog | 5 + gcc/c-family/c-common.c | 2 +- gcc/c/ChangeLog | 5 + gcc/c/c-fold.c | 9 + gcc/c/c-typeck.c | 2 +- gcc/cfgexpand.c | 2 +- gcc/common/config/arm/arm-common.c | 3 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-sve.md | 2 +- gcc/config/aarch64/aarch64.c | 2 +- .../aarch64/falkor-tag-collision-avoidance.c | 2 +- gcc/config/arm/aout.h | 6 +- gcc/config/arm/arm-builtins.c | 289 +++- gcc/config/arm/arm-c.c | 10 + gcc/config/arm/arm-cpus.in | 14 +- gcc/config/arm/arm-protos.h | 2 +- gcc/config/arm/arm.c | 294 +++- gcc/config/arm/arm.h | 69 +- gcc/config/arm/arm.md | 27 +- gcc/config/arm/arm_mve.h | 1545 ++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 73 + gcc/config/arm/constraints.md | 11 +- gcc/config/arm/iterators.md | 13 +- gcc/config/arm/mve.md | 657 +++++++++ gcc/config/arm/neon.md | 22 +- gcc/config/arm/predicates.md | 10 +- gcc/config/arm/t-arm | 5 +- gcc/config/arm/t-rmprofile | 13 +- gcc/config/arm/thumb2.md | 2 +- gcc/config/arm/types.md | 18 +- gcc/config/arm/unspecs.md | 2 +- gcc/config/arm/vec-common.md | 41 +- gcc/config/arm/vfp.md | 129 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/gcn/gcn-run.c | 2 +- gcc/config/i386/i386-features.c | 2 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/x86-tune.def | 2 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32-md-auxiliary.c | 12 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/rs6000/rs6000-c.c | 2 +- gcc/config/rs6000/rs6000-logue.c | 2 +- gcc/config/rs6000/rs6000-p8swap.c | 2 +- gcc/config/rs6000/rs6000-string.c | 2 +- gcc/config/rs6000/rs6000.c | 2 +- gcc/cp/ChangeLog | 10 + gcc/cp/name-lookup.c | 2 +- gcc/cp/parser.c | 10 +- gcc/cp/pt.c | 6 +- gcc/d/ChangeLog | 12 + gcc/d/decl.cc | 7 +- gcc/d/types.cc | 10 +- gcc/doc/tm.texi | 4 +- gcc/dwarf2out.c | 2 +- gcc/fortran/ChangeLog | 10 + gcc/fortran/arith.c | 2 +- gcc/fortran/array.c | 2 +- gcc/fortran/frontend-passes.c | 2 +- gcc/fortran/module.c | 4 +- gcc/fortran/resolve.c | 2 +- gcc/fortran/trans-expr.c | 2 +- gcc/gimple-ssa-sprintf.c | 6 +- gcc/gimple-ssa-store-merging.c | 2 +- gcc/gimple-ssa-warn-restrict.c | 4 +- gcc/hsa-common.c | 2 +- gcc/input.c | 4 +- gcc/ipa-param-manipulation.h | 2 +- gcc/ipa-prop.h | 2 +- gcc/ira-costs.c | 2 +- gcc/langhooks.h | 2 +- gcc/lra-spills.c | 12 +- gcc/omp-grid.c | 2 +- gcc/po/ChangeLog | 4 + gcc/po/sv.po | 162 +- gcc/read-rtl-function.c | 6 +- gcc/rtl.c | 2 +- gcc/selftest.c | 2 +- gcc/shrink-wrap.c | 2 +- gcc/spellcheck.c | 2 +- gcc/target.def | 6 +- gcc/testsuite/ChangeLog | 238 +++ gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 + gcc/testsuite/g++.target/i386/pr94185.C | 33 + gcc/testsuite/gcc.c-torture/compile/pr94179.c | 9 + gcc/testsuite/gcc.dg/lto/pr94157_0.c | 1 + gcc/testsuite/gcc.dg/pr94015.c | 107 ++ gcc/testsuite/gcc.dg/pr94189.c | 11 + .../aarch64/sve/acle/general-c/sizeless-1.c | 3 +- .../aarch64/sve/acle/general-c/sizeless-2.c | 3 +- gcc/testsuite/gcc.target/arm/multilib.exp | 3 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu3.c | 12 + .../gcc.target/arm/mve/intrinsics/mve_libcall1.c | 67 + .../gcc.target/arm/mve/intrinsics/mve_libcall2.c | 67 + .../arm/mve/intrinsics/mve_vector_float.c | 27 + .../arm/mve/intrinsics/mve_vector_float1.c | 31 + .../arm/mve/intrinsics/mve_vector_float2.c | 27 + .../gcc.target/arm/mve/intrinsics/mve_vector_int.c | 49 + .../arm/mve/intrinsics/mve_vector_int1.c | 54 + .../arm/mve/intrinsics/mve_vector_int2.c | 49 + .../arm/mve/intrinsics/mve_vector_uint.c | 49 + .../arm/mve/intrinsics/mve_vector_uint1.c | 54 + .../arm/mve/intrinsics/mve_vector_uint2.c | 49 + .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 + gcc/testsuite/gcc.target/arm/mve/mve.exp | 47 + gcc/testsuite/gdc.dg/imports/pr92216.d | 22 + gcc/testsuite/gdc.dg/pr92216.d | 13 + gcc/testsuite/gdc.dg/pr92309.d | 25 + gcc/testsuite/lib/target-supports.exp | 45 +- gcc/tree-call-cdce.c | 2 +- gcc/tree-data-ref.c | 2 +- gcc/tree-sra.c | 2 +- gcc/tree-ssa-dom.c | 2 +- gcc/tree-ssa-dse.c | 4 +- gcc/tree-ssa-loop-split.c | 2 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-reassoc.c | 2 +- gcc/tree-ssa-strlen.c | 240 +-- gcc/tree-vect-loop.c | 2 +- gcc/tree.c | 2 +- gcc/tree.def | 2 +- libgcc/ChangeLog | 4 + libgcc/config/arm/t-arm | 3 + libphobos/ChangeLog | 8 + libphobos/Makefile.in | 2 +- libphobos/configure | 2 +- libphobos/configure.ac | 2 +- libphobos/libdruntime/Makefile.in | 2 +- libstdc++-v3/ChangeLog | 8 + libstdc++-v3/include/experimental/executor | 9 +- .../net/execution_context/make_service.cc | 36 + 256 files changed, 7663 insertions(+), 525 deletions(-) create mode 100644 gcc/config/arm/arm_mve.h create mode 100644 gcc/config/arm/arm_mve_builtins.def create mode 100644 gcc/config/arm/mve.md create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C create mode 100644 gcc/testsuite/g++.target/i386/pr94185.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr94179.c create mode 100644 gcc/testsuite/gcc.dg/pr94015.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve.exp create mode 100644 gcc/testsuite/gdc.dg/imports/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92309.d create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig updated (2f89101fe8 -> 946ffddcae)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig in repository toolchain/ci/binutils-gdb. from 2f89101fe8 [gdb/testsuite] Add cache_verify option for gdb_caching_procs adds cb9b645d3e gdb: recognize 64 bits Windows executables as Cygwin osabi adds fe4b2ee65c gdb: move enum gdb_osabi to osabi.h adds 053205cc40 gdb: add Windows OS ABI adds 7a1998dffb gdb: rename i386-cygwin-tdep.c to i386-windows-tdep.c adds 5982a56ab9 gdb: rename content of i386-windows-tdep.c, cygwin to windows adds 8db5243724 gdb: select "Cygwin" OS ABI for Cygwin binaries adds 30efb6c7af gdb: define builtin long type to be 64 bits on amd64 Cygwin adds 67430cd00a Fix dwarf2_name caching bug adds 817a758576 arc: Migrate to new target features adds 771dd3a88b Initialize base_value in pascal_object_print_value adds 7325b16ba4 [gdb/testsuite] Give up after consecutive timeouts in comple [...] adds 589902954d [gdb] Skip imports of c++ CUs adds a2ecbe9fb7 Rewrite nbsd_nat_target::pid_to_exec_file to sysctl(3) adds 9e38d61910 Include missing header to get missing declarations adds 946ffddcae Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/ChangeLog | 123 ++++++++++++++++++++++++ gdb/Makefile.in | 6 +- gdb/amd64-bsd-nat.c | 1 + gdb/amd64-windows-tdep.c | 41 +++++++- gdb/arc-tdep.c | 59 ++++++++---- gdb/arc-tdep.h | 4 + gdb/arch/arc.c | 58 +++++++++++ gdb/arch/arc.h | 48 +++++++++ gdb/configure.tgt | 12 +-- gdb/defs.h | 31 ------ gdb/dwarf2/read.c | 40 ++++++-- gdb/dwarf2/read.h | 6 ++ gdb/features/Makefile | 6 +- gdb/features/arc-arcompact.c | 74 -------------- gdb/features/arc-arcompact.xml | 85 ---------------- gdb/features/arc-v2.c | 78 --------------- gdb/features/arc-v2.xml | 92 ------------------ gdb/features/arc/aux-arcompact.c | 31 ++++++ gdb/features/arc/aux-arcompact.xml | 28 ++++++ gdb/features/arc/aux-v2.c | 35 +++++++ gdb/features/arc/aux-v2.xml | 32 ++++++ gdb/features/arc/core-arcompact.c | 47 +++++++++ gdb/features/arc/core-arcompact.xml | 58 +++++++++++ gdb/features/arc/core-v2.c | 47 +++++++++ gdb/features/arc/core-v2.xml | 61 ++++++++++++ gdb/gdbarch.h | 1 + gdb/gdbarch.sh | 1 + gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} | 45 ++++++--- gdb/nbsd-nat.c | 22 ++--- gdb/osabi.c | 1 + gdb/osabi.h | 32 ++++++ gdb/p-valprint.c | 1 + gdb/target-descriptions.c | 3 +- gdb/testsuite/lib/completion-support.exp | 27 +++++- gdb/windows-tdep.c | 99 +++++++++++++++++++ gdb/windows-tdep.h | 6 ++ 37 files changed, 909 insertions(+), 434 deletions(-) create mode 100644 gdb/arch/arc.c create mode 100644 gdb/arch/arc.h delete mode 100644 gdb/features/arc-arcompact.c delete mode 100644 gdb/features/arc-arcompact.xml delete mode 100644 gdb/features/arc-v2.c delete mode 100644 gdb/features/arc-v2.xml create mode 100644 gdb/features/arc/aux-arcompact.c create mode 100644 gdb/features/arc/aux-arcompact.xml create mode 100644 gdb/features/arc/aux-v2.c create mode 100644 gdb/features/arc/aux-v2.xml create mode 100644 gdb/features/arc/core-arcompact.c create mode 100644 gdb/features/arc/core-arcompact.xml create mode 100644 gdb/features/arc/core-v2.c create mode 100644 gdb/features/arc/core-v2.xml rename gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} (83%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig updated (3ce81ff4d -> 770e810db)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig in repository toolchain/ci/base-artifacts. discards 3ce81ff4d 0: update: binutils-gcc-linux: all new 770e810db 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (3ce81ff4d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-st [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 440 +- 03-build_abe-binutils/console.log | 11410 +++++++------ 04-build_abe-stage1/console.log | 19767 +++++++++++----------- 05-build_linux/console.log | 840 +- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 4 +- 08-update_baseline/console.log | 2 +- console.log | 32699 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- regressions.txt | 2 +- 11 files changed, 32907 insertions(+), 32437 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allmodconfig updated (136fec1e27f -> 6df4618cac9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allmodconfig in repository toolchain/ci/gcc. from 136fec1e27f x32 does not support MS ABI, skip testcases that require it. adds f19b40bd377 Fix ChangeLog formatting from my commit last friday. adds bc093503d74 libphobos: Reset libtool_VERSION to 1:0:0 adds 63c8f7d6a08 [ARM][GCC][1/x]: MVE ACLE intrinsics framework patch. adds c7be0832b54 [ARM][GCC][2/x]: MVE ACLE intrinsics framework patch. adds 5dee500b359 [ARM][GCC][3/x]: MVE ACLE intrinsics framework patch. adds f522810d2b5 [testsuite] Avoid duplicate test names in sizeless tests adds bae7b38cf8a Fix PR94185: Do not reuse insn alternative after changing m [...] adds c015ff8ccaf c: Handle MEM_REF in c_fully_fold* [PR94179] adds 447d196e75d d: Fix multiple definition error when using mixins and interfaces. adds c62f5e6e1f4 libstdc++: Add default constructor to net::service_already_ [...] adds 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...] adds b3f246f12b2 Daily bump. adds 950183c7741 Update gcc sv.po. adds 57e7ad5a8fd c++: Add test for PR 93901. adds ecf2b69a629 Filter a test-case with gas. adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...] adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187] adds fd857de8070 c: ignore initializers for elements of variable-size types [...] adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...] adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics. adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...] adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand. adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015] adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...] new 700d4cb08c8 Fix up duplicated duplicated words mostly in comments new 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand. The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 698 ++++++++- gcc/DATESTAMP | 2 +- gcc/builtins.c | 22 +- gcc/c-family/ChangeLog | 5 + gcc/c-family/c-common.c | 2 +- gcc/c/ChangeLog | 5 + gcc/c/c-fold.c | 9 + gcc/c/c-typeck.c | 2 +- gcc/cfgexpand.c | 2 +- gcc/common/config/arm/arm-common.c | 3 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-sve.md | 2 +- gcc/config/aarch64/aarch64.c | 2 +- .../aarch64/falkor-tag-collision-avoidance.c | 2 +- gcc/config/arm/aout.h | 6 +- gcc/config/arm/arm-builtins.c | 289 +++- gcc/config/arm/arm-c.c | 10 + gcc/config/arm/arm-cpus.in | 14 +- gcc/config/arm/arm-protos.h | 2 +- gcc/config/arm/arm.c | 294 +++- gcc/config/arm/arm.h | 69 +- gcc/config/arm/arm.md | 27 +- gcc/config/arm/arm_mve.h | 1545 ++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 73 + gcc/config/arm/constraints.md | 11 +- gcc/config/arm/iterators.md | 13 +- gcc/config/arm/mve.md | 657 +++++++++ gcc/config/arm/neon.md | 22 +- gcc/config/arm/predicates.md | 10 +- gcc/config/arm/t-arm | 5 +- gcc/config/arm/t-rmprofile | 13 +- gcc/config/arm/thumb2.md | 2 +- gcc/config/arm/types.md | 18 +- gcc/config/arm/unspecs.md | 2 +- gcc/config/arm/vec-common.md | 41 +- gcc/config/arm/vfp.md | 129 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/gcn/gcn-run.c | 2 +- gcc/config/i386/i386-features.c | 2 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/x86-tune.def | 2 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32-md-auxiliary.c | 12 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/rs6000/rs6000-c.c | 2 +- gcc/config/rs6000/rs6000-logue.c | 2 +- gcc/config/rs6000/rs6000-p8swap.c | 2 +- gcc/config/rs6000/rs6000-string.c | 2 +- gcc/config/rs6000/rs6000.c | 2 +- gcc/cp/ChangeLog | 10 + gcc/cp/name-lookup.c | 2 +- gcc/cp/parser.c | 10 +- gcc/cp/pt.c | 6 +- gcc/d/ChangeLog | 12 + gcc/d/decl.cc | 7 +- gcc/d/types.cc | 10 +- gcc/doc/tm.texi | 4 +- gcc/dwarf2out.c | 2 +- gcc/fortran/ChangeLog | 10 + gcc/fortran/arith.c | 2 +- gcc/fortran/array.c | 2 +- gcc/fortran/frontend-passes.c | 2 +- gcc/fortran/module.c | 4 +- gcc/fortran/resolve.c | 2 +- gcc/fortran/trans-expr.c | 2 +- gcc/gimple-ssa-sprintf.c | 6 +- gcc/gimple-ssa-store-merging.c | 2 +- gcc/gimple-ssa-warn-restrict.c | 4 +- gcc/hsa-common.c | 2 +- gcc/input.c | 4 +- gcc/ipa-param-manipulation.h | 2 +- gcc/ipa-prop.h | 2 +- gcc/ira-costs.c | 2 +- gcc/langhooks.h | 2 +- gcc/lra-spills.c | 12 +- gcc/omp-grid.c | 2 +- gcc/po/ChangeLog | 4 + gcc/po/sv.po | 162 +- gcc/read-rtl-function.c | 6 +- gcc/rtl.c | 2 +- gcc/selftest.c | 2 +- gcc/shrink-wrap.c | 2 +- gcc/spellcheck.c | 2 +- gcc/target.def | 6 +- gcc/testsuite/ChangeLog | 238 +++ gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 + gcc/testsuite/g++.target/i386/pr94185.C | 33 + gcc/testsuite/gcc.c-torture/compile/pr94179.c | 9 + gcc/testsuite/gcc.dg/lto/pr94157_0.c | 1 + gcc/testsuite/gcc.dg/pr94015.c | 107 ++ gcc/testsuite/gcc.dg/pr94189.c | 11 + .../aarch64/sve/acle/general-c/sizeless-1.c | 3 +- .../aarch64/sve/acle/general-c/sizeless-2.c | 3 +- gcc/testsuite/gcc.target/arm/multilib.exp | 3 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu3.c | 12 + .../gcc.target/arm/mve/intrinsics/mve_libcall1.c | 67 + .../gcc.target/arm/mve/intrinsics/mve_libcall2.c | 67 + .../arm/mve/intrinsics/mve_vector_float.c | 27 + .../arm/mve/intrinsics/mve_vector_float1.c | 31 + .../arm/mve/intrinsics/mve_vector_float2.c | 27 + .../gcc.target/arm/mve/intrinsics/mve_vector_int.c | 49 + .../arm/mve/intrinsics/mve_vector_int1.c | 54 + .../arm/mve/intrinsics/mve_vector_int2.c | 49 + .../arm/mve/intrinsics/mve_vector_uint.c | 49 + .../arm/mve/intrinsics/mve_vector_uint1.c | 54 + .../arm/mve/intrinsics/mve_vector_uint2.c | 49 + .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 + gcc/testsuite/gcc.target/arm/mve/mve.exp | 47 + gcc/testsuite/gdc.dg/imports/pr92216.d | 22 + gcc/testsuite/gdc.dg/pr92216.d | 13 + gcc/testsuite/gdc.dg/pr92309.d | 25 + gcc/testsuite/lib/target-supports.exp | 45 +- gcc/tree-call-cdce.c | 2 +- gcc/tree-data-ref.c | 2 +- gcc/tree-sra.c | 2 +- gcc/tree-ssa-dom.c | 2 +- gcc/tree-ssa-dse.c | 4 +- gcc/tree-ssa-loop-split.c | 2 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-reassoc.c | 2 +- gcc/tree-ssa-strlen.c | 240 +-- gcc/tree-vect-loop.c | 2 +- gcc/tree.c | 2 +- gcc/tree.def | 2 +- libgcc/ChangeLog | 4 + libgcc/config/arm/t-arm | 3 + libphobos/ChangeLog | 8 + libphobos/Makefile.in | 2 +- libphobos/configure | 2 +- libphobos/configure.ac | 2 +- libphobos/libdruntime/Makefile.in | 2 +- libstdc++-v3/ChangeLog | 8 + libstdc++-v3/include/experimental/executor | 9 +- .../net/execution_context/make_service.cc | 36 + 256 files changed, 7663 insertions(+), 525 deletions(-) create mode 100644 gcc/config/arm/arm_mve.h create mode 100644 gcc/config/arm/arm_mve_builtins.def create mode 100644 gcc/config/arm/mve.md create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C create mode 100644 gcc/testsuite/g++.target/i386/pr94185.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr94179.c create mode 100644 gcc/testsuite/gcc.dg/pr94015.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve.exp create mode 100644 gcc/testsuite/gdc.dg/imports/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92309.d create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allmodconfig updated (2f89101fe8 -> 946ffddcae)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allmodconfig in repository toolchain/ci/binutils-gdb. from 2f89101fe8 [gdb/testsuite] Add cache_verify option for gdb_caching_procs adds cb9b645d3e gdb: recognize 64 bits Windows executables as Cygwin osabi adds fe4b2ee65c gdb: move enum gdb_osabi to osabi.h adds 053205cc40 gdb: add Windows OS ABI adds 7a1998dffb gdb: rename i386-cygwin-tdep.c to i386-windows-tdep.c adds 5982a56ab9 gdb: rename content of i386-windows-tdep.c, cygwin to windows adds 8db5243724 gdb: select "Cygwin" OS ABI for Cygwin binaries adds 30efb6c7af gdb: define builtin long type to be 64 bits on amd64 Cygwin adds 67430cd00a Fix dwarf2_name caching bug adds 817a758576 arc: Migrate to new target features adds 771dd3a88b Initialize base_value in pascal_object_print_value adds 7325b16ba4 [gdb/testsuite] Give up after consecutive timeouts in comple [...] adds 589902954d [gdb] Skip imports of c++ CUs adds a2ecbe9fb7 Rewrite nbsd_nat_target::pid_to_exec_file to sysctl(3) adds 9e38d61910 Include missing header to get missing declarations adds 946ffddcae Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/ChangeLog | 123 ++++++++++++++++++++++++ gdb/Makefile.in | 6 +- gdb/amd64-bsd-nat.c | 1 + gdb/amd64-windows-tdep.c | 41 +++++++- gdb/arc-tdep.c | 59 ++++++++---- gdb/arc-tdep.h | 4 + gdb/arch/arc.c | 58 +++++++++++ gdb/arch/arc.h | 48 +++++++++ gdb/configure.tgt | 12 +-- gdb/defs.h | 31 ------ gdb/dwarf2/read.c | 40 ++++++-- gdb/dwarf2/read.h | 6 ++ gdb/features/Makefile | 6 +- gdb/features/arc-arcompact.c | 74 -------------- gdb/features/arc-arcompact.xml | 85 ---------------- gdb/features/arc-v2.c | 78 --------------- gdb/features/arc-v2.xml | 92 ------------------ gdb/features/arc/aux-arcompact.c | 31 ++++++ gdb/features/arc/aux-arcompact.xml | 28 ++++++ gdb/features/arc/aux-v2.c | 35 +++++++ gdb/features/arc/aux-v2.xml | 32 ++++++ gdb/features/arc/core-arcompact.c | 47 +++++++++ gdb/features/arc/core-arcompact.xml | 58 +++++++++++ gdb/features/arc/core-v2.c | 47 +++++++++ gdb/features/arc/core-v2.xml | 61 ++++++++++++ gdb/gdbarch.h | 1 + gdb/gdbarch.sh | 1 + gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} | 45 ++++++--- gdb/nbsd-nat.c | 22 ++--- gdb/osabi.c | 1 + gdb/osabi.h | 32 ++++++ gdb/p-valprint.c | 1 + gdb/target-descriptions.c | 3 +- gdb/testsuite/lib/completion-support.exp | 27 +++++- gdb/windows-tdep.c | 99 +++++++++++++++++++ gdb/windows-tdep.h | 6 ++ 37 files changed, 909 insertions(+), 434 deletions(-) create mode 100644 gdb/arch/arc.c create mode 100644 gdb/arch/arc.h delete mode 100644 gdb/features/arc-arcompact.c delete mode 100644 gdb/features/arc-arcompact.xml delete mode 100644 gdb/features/arc-v2.c delete mode 100644 gdb/features/arc-v2.xml create mode 100644 gdb/features/arc/aux-arcompact.c create mode 100644 gdb/features/arc/aux-arcompact.xml create mode 100644 gdb/features/arc/aux-v2.c create mode 100644 gdb/features/arc/aux-v2.xml create mode 100644 gdb/features/arc/core-arcompact.c create mode 100644 gdb/features/arc/core-arcompact.xml create mode 100644 gdb/features/arc/core-v2.c create mode 100644 gdb/features/arc/core-v2.xml rename gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} (83%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allmodconfig updated (eade952f9 -> 6d33a349f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allmodconfig in repository toolchain/ci/base-artifacts. discards eade952f9 0: update: binutils-gcc-linux: all new 6d33a349f 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (eade952f9) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 228 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11770 ++++++------ 04-build_abe-stage1/console.log | 15984 ++++++++-------- 05-build_linux/console.log | 6622 +++---- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 18 +- 08-update_baseline/console.log | 12 +- console.log | 35074 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- regressions.txt | 2 +- 11 files changed, 35399 insertions(+), 34763 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits March 2020