- linaro-toolchain - lists.linaro.org

by Virendra Kumar Pathak

Hi Linaro Toolchain Group, I am comparing execution time (run time) of sin() trigonometric function between following glibc (including libm) libraries for aarch64 (juno cortex a57) : Linaro glibc 2.19, Linaro eglibc 2.19, eglibc 2.19 (from http://www.eglibc.org/) and Linaro glibc 2.21. My observation for execution time of sin(): with Linaro glibc 2.19 and eglibc 2.19 = 1m24.703s (approx) whereas, with Linaro eglibc 2.19 & Linaro glibc 2.21 = 0m25.243s (approx) Has Linaro optimized the libm functions for aarch64 in Linaro eglibc 2.19 ? If yes, please point me to relevant reference from where I can find more information on them. Since the eglibc development from version 2.19 has stopped, will Linaro maintain its own development version of glibc ? I am using below snippet code and linux 'time' command to calculate the time. void sin_func(void) { double incr = 0.732; double result, count = 0.0; printf("%s\n", __func__); while (count < 105414350.0) { result = sin(count); count += incr; } } Thanks. -- with regards, Virendra Kumar Pathak

10 years, 9 months

2
2
0 0

[Activity] June 29 - July 3

by Charles Baylis

Sick leave [2/10] (TCWG-775) NEON error messages [2/10] . validated patch, posted upstream (TCWG-831) vectorization/addressing modes [3/10] . reading/comparison of ARM vs AArch64 rtx_cost functions Misc [3/10] email etc

10 years, 10 months

1
0
0 0

[ACTIVITY] 29 June - 03 July 2015

by Omair Javaid

== Progress == LLDB development [TCWG-855] [8/10] -- Figure out build steps for building cross lldb-server with arm-linux-genueabihf-g++ -- Debugging of lldb-server communication packets for fixing lldb-server armhf crash problem. -- Comparison with androidabi version to figure out missing pieces Miscellaneous [2/10] -- Ubuntu reinstall on laptop -- Follow up on Czech Republic visa -- Meetings, emails, discussions etc. == Plan == LLDB development -- Work on lldb-server for armhf and try to figure out crash problems [TCWG-855]

10 years, 10 months

1
0
0 0

[ACTIVITY] Week 27

by Yvan Roux

End of sick leave (will work 100% from home until my cast is removed). == Progress == o Upstream GCC (2/6) * Back to ongoing patches o Linaro GCC release (7/6) * Reviewed FSF branch merge into 4.8/4.9 branches * Reviewed patches for tcwg-realease script * Sent a first batch of backports for 5.1 Still pending due to validation infra. issues o Misc (1/6) * Various meetings == Plan == - Continue ongoing tasks

10 years, 10 months

1
0
0 0

[ACTIVITY] 29 June - 3 July 2015

by Yao Qi

* One day off on Fri. [2/10] # Progress # * TCWG-805, aarch64 native debugging multi-arch support. [5/10] Patches (part1) are posted upstream for review, need to rewrite some of them. The rest of them are OK and can be pushed in after 7.10 branch is created. Watchpoint support in multi-arch debugging. Both kernel and GDB need some fixes. Ongoing. * Complete the document of aarch64 tracepoint work. [1/10] * FSF GDB. [2/10] Review intel mpx patch again, and read something on intel mpx stuff. # Plan # * TCWG-805, update some patches in part 1 patch series, and continue the multi-arch watchpoint work. -- Yao

10 years, 10 months

1
0
0 0

[ACTIVITY] 29 June - 3 July 2015

by Kugan

== Progress == * Add REG_EQUAL note for arm_emit_movpair (1/10) - Updated and reposted - https://gcc.gnu.org/ml/gcc-patches/2015-07/msg00295.html - https://gcc.gnu.org/ml/gcc-patches/2015-06/msg02066.html * Factor conversion out of COND_EXPR - TCWG-849 (3/10) - https://gcc.gnu.org/ml/gcc-patches/2015-07/msg00246.html * TACT -TCWG-851 (2/10) - Small examples now seem to work. - Have to do cross testing * Git work flow for upstream patches -TCWG-848 (1/10) - Updated based on review * Misc (3/10) - Looked up LLVM documents - Looked at the TODO list Renato provided - gcc-patches, gcc-bugs list - Meetings == Plan == - GCC Bugs - TACT driven optimization exploration for gcc - Linaro bug 1318

10 years, 10 months

1
0
0 0

[activity] 29 Jun - 3 July 2015

by Prathamesh Kulkarni

== This Week == * TCWG-856 (2/10) - submitted patch to flatten cfgloop.h: https://gcc.gnu.org/ml/gcc-patches/2015-07/msg00277.html * TCWG-777 (4/10) - Modified pass to not generate redundant stores - Investigating ICE caused by the pass during gcc build - Discussions for possible approaches with Christophe and Kugan - Reading thru documentation on optabs and ccmp patches * Misc (4/10) - Patch sent upstream which fixes segfault in gcc for -dx option. - Filed upstream binutils bug for "branch range out of error" - Conference calls - Travel to Mumbai for US Visa OFC appointment == Next Week == - Word towards committing cfgloop.h flattening patch - Continue working on TCWG-830, TCWG-777, TCWG-847

10 years, 10 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Maintenance (CARD-1833 4/10) - ADD/SUB with negative immediates solved by a year old patch from ARM, sigh. On to the next bug... :( - Working on https://llvm.org/PR20700 * Buildbots (CARD-1823 2/10) - Moving benchmark bot to CMake, fixing deepcopy bug in environment that broke new builds - Restarting a few bots that crashed * Background (4/10) - Code review, meetings, discussions, etc. - A lot of code review this week... - Blocking disrespectful web spiders in llvm.org - Emacs now almost works as I expect == Plan == * Continue PR20700 * Have a look at Polybench * Look for some more bugs to fix

10 years, 10 months

1
0
0 0

[ACTIVITY] 29th - 3rd June

by Bernie Ogden

Benchmarking presentation [7/10] * More reading * Ran through a couple more drafts Misc [3/10] * Featuring a bug in my backup scripts that took ~1/10 to fix =Plan= Back to benchmark automation as main activity Presentation in the background

10 years, 10 months

1
0
0 0

[ACTIVITY] 29 June - 3 July 2015

by Christophe Lyon

== Progress == * linaro-4.8-2015.06 and linaro-4.9-2015.06 releases (2/10) - branch merges + validation (the 4.9 one needed several iterations) - prepared src tarballs * linaro-5.1-2015.07 (1/10) - backports reviews - problems with new validation infra * Neon intrinsics: (2/10) - added vget_lane tests. Some variants fail on armeb. * Infra/release/backports (2/10) - patches + reviews * Misc (3/10) - meetings, conf-calls, emails == Next == * Off Monday * backports, release, validation: update doc * upstream work

10 years, 10 months

1
0
0 0

[ACTIVITY] 22 - 26 June 2015

by Omair Javaid

== Progress == LLDB development -- Support for running lldb on arm hard float abi targets [TCWG-855] [7/10] -- Built lldb-server for armhf trusty chromebook -- Figured out problem with lldb-server showing up i386-linux-gnu as target triple. -- Verfied load of arm-elf executable and breakpoint setting. -- LLDB GDBserver dies while trying to run the target. Miscellaneous [3/10] -- Playing with highkey board and setup chromebook with armhf and armel chroots on ssd. -- Preparing document for Czech Republic visa -- Meetings, emails, discussions etc. == Plan == LLDB development -- Further progress and try to fix run control on armhf targets [TCWG-855]

10 years, 10 months

1
0
0 0

[Weekly] 22-26 JUNE 2015

by Michael Collison

== This week == * TCWG-146 - Detect smin/umin idion (1/10) - Patch sent upstream for approval * TCWG-140 - Transform end of loop conditions to min_expr (4/10) - Patch and investigating validation regressions * TCWG-833 - Exploit Wide Add operations when appropriate (4/10) - Investigation into why vectorizer does not exploit wide adds * Misc (1/10) - Conference calls - Conference call with Kugan and Prathamesh to discuss GCC Git workflow - Conference call with Charles and Prathamesh to discuss autovectorization == Next week == - Vacation

10 years, 10 months

1
0
0 0

[ACTIVITY] 22-26 June

by Charles Baylis

== Progress == (TCWG-831) post-indexed addressing [3/10] . vectorization project kick-off call . code browsing/reading to understand mailing list feedback about previous patch (TCWG-775) NEON error messages [6/10] . completed conversion of some ARM intrinsics to give same error messages as AArch64 work . reworked tests so they can be shared between AArch64, ARM. . re-submitted previous patch with updated tests Misc [1/10] email, irc, gerrit reviews, connect travel booking, AArch64 qemu big-endian experiment == Plans == submit patch for work done so far on ARM NEON error messages cortex-a53 workarounds

10 years, 10 months

1
0
0 0

[ACTIVITY] 22nd - 26th June

by Bernie Ogden

Benchmark automation - TCWG-360 [3/10] * Created a partial Jenkins prototype * Considered some security issues Benchmarking presentation [5/10] * Drafted some slides, did some reading Misc [2/10] =Plan= More of the above

10 years, 10 months

1
0
0 0

[ACTIVITY] 22-26 June 2015

by Kugan

== Progress == * TCWG-849 (1/10) - Committed improvement for VRP https://gcc.gnu.org/viewcvs/gcc?view=revision&revision=225108 * Add REG_EQUAL for arm_emit_movpair (4/10) - Posted patches for review * TACT -TCWG-851 (3/10) - Started with the small examples. - Ran into an error while tuning; looking into it * Git work flow for upstream patches -TCWG-848 (1/10) - Had a chat with Michael and Prathamesh - Tried the work-flow and now started documenting them * Misc (1/10) - gcc-patches, gcc-bugs list - Meetings == Plan == - GCC Bugs - TACT driven optimization exploration for gcc

10 years, 10 months

1
0
0 0

[ACTIVITY] 22-26 June 2015

by Prathamesh Kulkarni

* TCWG-830 (4/10) - Observing tree dumps - Peeling for alignment happens at -O3 but not at -O2 -ftree-vectorize Reason: in vect_enhance_data_refs_alignment() for: a) -O2 -ftree-vectorize: max_allowed_peel == 0 b) -O3: max_allowed_peel == (unsigned) -1; which equals UINT_MAX and therefore peeling gets allowed. - Workaround: Pass -param vect-max-peeling-for-alignment=0 - Peeling for alignment with O2 can be enabled by passing -fvect-cost-model (we don't want this!) Reason: opts.c: /* Tune vectorization related parametees according to cost model. */ if (opts->x_flag_vect_cost_model == VECT_COST_MODEL_CHEAP) { maybe_set_param_value (PARAM_VECT_MAX_VERSION_FOR_ALIAS_CHECKS, 6, opts->x_param_values, opts_set->x_param_values); maybe_set_param_value (PARAM_VECT_MAX_VERSION_FOR_ALIGNMENT_CHECKS, 0, opts->x_param_values, opts_set->x_param_values); maybe_set_param_value (PARAM_VECT_MAX_PEELING_FOR_ALIGNMENT, 0, opts->x_param_values, opts_set->x_param_values); } The above if condition becomes false when -fvect-cost-model is passed. - Proposed patch (untested): http://pastebin.com/ftp0mrwH Patch follows the workaround and passes --param vect-max-peeling-for-alignment=0 if unaligned access is supported. * TCWG-777 (4/10) - Observing tree and rtl dumps - Workaround: for -O1 pass -fno-tree-fre -fno-tree-dominator-opts Test-case: http://pastebin.com/cjBcSpiT Generated assembly at -O1 without workaround: http://pastebin.com/jmQGZhN9 Generated assembly at -O1 with workaround: http://pastebin.com/JGj05z66 Is that the expected output for no unnecessary temps in assembly with workaround ? Is it profitable over the assembly generated without workaround ? - Approach currently taken: a) New pass "remove-temps" (for lack of better name), after nrv (added as last gimple pass). b) Transforms: if (ssa_var != 0) to new_ssa_var = SSA_NAME_DEF_STMT (ssa_var) if (new_ssa_var != 0) This "unfolds" cse on expressions within if, which was done by fre (and if fre was disabled then by dom pass). c) However this approach results in dead stores. eg: _8 = flags_7(D) & 1; if (_8 != 0) ... is transformed to: _8 = flags_7(D) & 1; _32 = flags_7(D) & 1; if (_32 != 0) ... so store to _8 is dead store. I tried to run dse after remove-temps but that didn't work. RTL 194r.jump eliminates the above dead store as "trivially dead insn". However I don't think it's a good idea to have dead stores like these in gimple and rely on RTL to eliminate them. I could try to make the pass bit smarter to not generate redundant stores like _32 != 0 in above case. d) Patch (no intent to commit as-is): http://pastebin.com/AGXnSkrZ Generated assembly at -O1 with the patch: http://pastebin.com/VmHCVpGC Patch eliminates temporaries at -O1 but not at -O2. I have not yet figured out the reason for that. For if (flags & 1), In dfinish pass for -O1, the generated RTL is from zeroextractsi_compare0_scratch while for -O2, the generated RTL is from andsi3_compare0 e) Is this a problem also on x86 ? x86 generated assembly with -O1: http://pastebin.com/XMeTXXwK * Misc (2/10) - Getting familiar with vectorizer and NEON gcc intrinsics - Reviewed git tutorials and starting preparation of git doc - Conference calls == Next Week == - Continue working on TCWG-830 and TCWG-777 - Header file flattening - Travel to Mumbai on 2nd July (Thursday) for US Visa OFC appointment.

10 years, 10 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Maintenance (CARD-1833 4/10) - Found the trail on the ADD/SUB with negative immediate - Submitting RFC for discussion (http://llvm.org/PR20978) - Bugzilla farming - More LNT investigations (http://llvm.org/perf/ unstable) * Releases (CARD-1431 1/10) - Building, testing and uploading 3.6.2 RC1 * Background (5/10) - Code review, meetings, discussions, etc. - More stride vectorizer code review (lnN/stN implementation) - More lab discussions (routers, lab split, new link) - Changing my dev env to emacs (huge mind set flip) == Plan == * Continue with ADD/SUB change * Continue with Emacs setup * Move benchmark bot to CMake * Some other bugs

10 years, 10 months

1
0
0 0

[ACTIVITY] 22-26 June 2015

by Yao Qi

* One day off on Thu [2/10] # Progress # * Linaro GDB [4/10] ** TCWG-805, aarch64 native debugging multi-arch support. Prepare for the patches submission. It is a big patch series, and think about how to upstream them. Write commit log including the rationale of the changes. * FSF GDB [2/10] ** FSF GDB 7.10 release. Audit some GDB regressions caused by intel mpx stuff. ** PR 18605. Write a patch and it is in testing. ** Other patches review. * Misc [2/10] ** File expense report for Grenoble travel. ** Some discussions on aarch64 tracepoint. # Plan # * TCWG-805, upstream some patches on multi-arch debugging. -- Yao

10 years, 10 months

1
0
0 0

[ACTIVITY] 22-26 June 2015

by Christophe Lyon

* One day off (Wed) (2/10) == Progress == * linaro-5.1-2015.06 snapshot (1/10) - dealt with tags, release notes - shared it with B&B * 4.8-2015.06 branch merge (1/10) - investigated regression: incorrect automatic merge - fixed, validation on-going * 4.9 branch (2/10) - updated our git linaro-4.9-branch to match the svn one - ready for branch merge, will be done right after fsf release * Misc (4/10) - meetings, conf-calls, emails, reviews (GCC backports, ABE, backflip) == Next == * more reviews for new backports * backports, release, validation: update doc * hopefully upstream work

10 years, 10 months

1
0
0 0

[TCWG] clang/llvm build - tips and advices

by Adhemerval Zanella

Recently I came across two excellent post about accelerating clang/llvm build with different compiler/optimization [1] [2]. I tried some of author advices getting very good results. Basically I moved to optimized clang build, changed to gold linker and used another memory allocator than system glibc one. Results in build time for all the clang/llvm toolchain is summarized below (my machine is a i7-4510U, 2C/4T, 8GB, 256GB SSD): GCC 4.8.4 + gold (Ubuntu 14.04) real 85m17.640s user 257m1.976s sys 11m35.284s LLVM 3.6 + gold (Ubuntu 14.04) real 34m4.909s user 128m43.382s sys 3m51.643s LLVM 3.7 + gold + tcmalloc real 32m56.707s user 121m40.562s sys 3m52.358s Gold linker also shows a *much* less RSS usage, I am able to fully use make -j4 while linking in 8GB without issue any swapping. Two things I would add/check for the posts: 1. Change from libc to tcmalloc showed me a 3-4% improvement. I tried jemalloc, but tcmalloc is faster. I am using currently system version 2.2, but I have pushed an aggressive decommit patch to enable as default for 2.4 that might show lower RSS and latency (I will check it later). 2. First I try to accelerate my build by offloading compilation using distcc. Results were good, although the other machine utilization (i7, 4C/8T, 8GB) showed mixes cpu utilization. The problem was linking memory utilization using ld.bfd, which generates a lot of swapping with higher job count. I will try using distcc with clang. [1] http://blogs.s-osg.org/an-introduction-to-accelerating-your-build-with-clan… [2] http://blogs.s-osg.org/a-conclusion-to-accelerating-your-build-with-clang/

10 years, 10 months

2
2
0 0

[ACTIVITY] 15th-19th June

by Bernie Ogden

Benchmark automation - TCWG-360 [7/10] * Arndales stopped booting ** Package servers for elderly filesystem had gone ** Investigated some approaches to creating more stable filesystems ** Realized I could just updated image to point at old-releases, so did that for now * _More_ time thinking about interactions with Jenkins & LAVA. Fathi gave me some Jenkins jobs to prototype in. * Brain-dumped some of the present state of things into Collaborate Misc - [3/10] =Plan= Jenkins prototyping

10 years, 10 months

1
0
0 0

RE: windows binary builds with gdb-python enabled?

by duane＠duaneellis.com

>> Using Python to script GDB makes it much more efficient to do testing. >> Having a Python-disabled build of GDB prevents this. I use the example of the gdb-python scripts for the linux kernel. They are very useful, these do not work when using GDB from windows. -Duane

10 years, 10 months

1
0
0 0

windows binary builds with gdb-python enabled?

by duane＠duaneellis.com

It seems the prebuilt windows releases of GDB do not enable Python. Are there plans to release a python-enabled-gdb in the windows builds? If not, what are the roadblocks to this? Thanks Example: $ ./aarch64-linux-gnu-gdb.exe GNU gdb (Linaro GDB 2015.02-3) 7.8-2014.09-1-git Copyright (C) 2014 Free Software Foundation, Inc. License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html> This is free software: you are free to change and redistribute it. There is NO WARRANTY, to the extent permitted by law. Type "show copying" and "show warranty" for details. This GDB was configured as "--host=i686-w64-mingw32 --target=aarch64-linux-gnu" Type "show configuration" for configuration details. For bug reporting instructions, please see: <https://bugs.launchpad.net/gcc-linaro>. Find the GDB manual and other documentation resources online at: <http://www.gnu.org/software/gdb/documentation/>. For help, type "help". Type "apropos word" to search for commands related to "word". (gdb) python > >Scripting in the "Python" language is not supported in this copy of GDB. (gdb) quit

10 years, 10 months

3
2
0 0

[Weekly] 15-19 JUNE 2015

by Michael Collison

== This week == * Sprint recovery day (2/10) * TCWG-140 - Transform end of loop conditions to min_expr (6/10) - Investigated match.pd change added by Andrew Pinski * TCWG-734 - GCC Autovectorization (1/10) - EPIC Review * Misc (1/10) - Conference calls == Next week == - Call with Charles and Prathamesh for Autovectorization planning - Begin developing patch for TCWG-140 - Benchmark TCWG-146 patch - TCWG-832 investigation

10 years, 10 months

1
0
0 0

[ACTIVITY] 15-19 June

by Kugan

== Progress == * Upstream GCC Bugs(5/10) - PR66554 - PR64130 - PR60001 * Misc (3/10) - Started experimenting with TACT - gcc-patches, gcc-bugs list - Meetings * Sprint recovery (2/10) == Plan == - GCC Bugs - TACT driven optimization exploration for gcc

10 years, 10 months

1
0
0 0

[ACTIVITY] 15-19 June

by Prathamesh Kulkarni

== This week == * cfgloop.h flatten (2/10) - Rebased and tested on top of Andrew's patch - bootstrapped on x86_64-unknown-linux-gnu - building on all targets in config-list.mk in progress * TCWG-777 (2/10) - Problem is still present on trunk - Original test-case: http://pastebin.com/UTv8g3aA - Original test-case assembly for -O1: http://pastebin.com/815TgDjV - Possibly reduced test-case: http://pastebin.com/UGUteX4a - Assembly for reduced test-case for -O1: http://pastebin.com/edKu6CxH - x86 assembly for reduced test-case for -O1: http://pastebin.com/9APbJeLr - Workaround: To disable CSE in branch conditions make flags volatile. This prevents storing result of ands to temporary but leads to worse code-gen. - Possible approaches from (https://bugs.launchpad.net/gcc-linaro/+bug/851258): a) teach PRE not to fold in such cases ? I don't know how. b) Write a new tree-ssa pass that "unfolds" cse on result of test conditions. Check if operand in if (operand != 0) is a result of test condition. eg: _8 = flags & 1; if (_8 != 0) goto true_branch else goto false_branch In this case we could add an attribute to _8 say "unfold". If we again come across if (_8 != 0) at a later point, and it's marked with "unfold", we can create a new ssa var with definition of _8. so it becomes: _9 = flags & 1; if (_9 != 0) ... which will "undo" CSE on test conditions. Does this sounds reasonable ? Should we do it on all test conditions ? I don't understand "suitable compare insn" a target should have in above link. * TCWG-145 (2/10) - Optimization is already implemented in PRE pass. - Verified for various test-cases in eembc. - Currently gcc does not convert global statics to locals - remove-local-statics-7.c not handled currently by gcc: (https://gcc.gnu.org/ml/gcc-patches/2008-07/msg01007.html) - Desirable to have ipa dead-store analysis to avoid stores to static vars: https://gcc.gnu.org/ml/gcc-patches/2008-07/msg01609.html https://gcc.gnu.org/ml/gcc-patches/2008-07/msg01602.html - continuing to look for cases where static-to-locals wins over PRE. * Misc (4/10) - Built firefox on x86 non-LTO - Read thru tree-ssa-dse.c, IPA, LTO doc - US Visa application - Setting up home office == Issues == Not able to connect to #linaro-tcwg thru ircproxy.linaro.org , password invalid. == Next Week == - TCWG-830 - TCWG-835 - TCWG-844 - continue investigating branch out of range error issue. - Work towards committing cfgloop.h patch

10 years, 10 months

1
0
0 0

[ACTIVITY] 15-19 June

by Charles Baylis

== Progress == Sprint recovery [2/10] (TCWG-775) NEON intrinsics error messages [7/10] . familiarisation with differences between ARM and AArch64 NEON/SIMD backends . started porting error reporting changes to ARM NEON backend . pinged patch for AArch64 work Misc [1/10] == Plans == continue NEON error messages vectorization work discussions

10 years, 10 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Maintenance (CARD-1833 1/10) - Looking at AArch64 ADD->SUB a bit more * Buildbots (CARD-1823 6/10) - Moving LNT bot to CMake - Setting up LLD and LLDB buildbots - Investigating LNT instability / Perf buildbot * Background (3/10) - Code review, meetings, discussions, etc. - Reviewing more stride vectorizer patches (back-end) == Plan == * Try to get some development going back again...

10 years, 10 months

1
0
0 0

[ACTIVITY] 15 - 19 June 2015

by Yao Qi

# Progress # * Linaro GDB [7/10] ** TCWG-805, aarch64 native debugging multi-arch support. Aarch64 GDB works well debugging Aarch32 programs, except on handling fork/vfork and watchpoint. Test harness uses ldd which doesn't handle aarch32 too. Report a kernel issue that it doesn't get TLS base right through ptrace in compat mode. Got a patch to fix it. * FSF GDB [3/10] ** Push in a fix to unbreak arm native gdb build. ** Post a patch to fix a bug on using PTRACE_GETREGSET on arm-linux. ** GDB 7.10 release. Branch isn't created. Test results of arm and aarch64 look good. # Plan # * TCWG-805, start to push some preparatory patches upstream. * Off on Thu. -- Yao

10 years, 10 months

1
0
0 0

new gas feature: section name substitution sequence

by Nicolas Pitre

Hello toolchain people, I created a patch on top of upstream binutils for a feature I need which should be universally useful as well. Now I have 3 questions for you: 1) Does it look sane enough? 2) If so, could you integrate it in the Linaro release? 3) Would you be willing to promote it upstream? Comments appreciated. Here's the patch: ----- >8 Subject: [PATCH] gas: introduce section name substitution support When gas is invoked with --sectname-subst, the occurrence of %S in a section name will be substituted by the name of the current section. For example: .macro exception_code .pushsection %S.exception [exception code here] .popsection .endm .text [code] exception_code [...] .section .init [init code] exception_code [...] In the first exception_code invocation the .text.exception section is created while in the second invocation it is the .init.exception section that is created. This is useful e.g. to discriminate between anciliary sections that are tied to .init code and can be discarded at run time when initialization is over vs anciliary sections tied to .text sections that need to stay resident. This would also allow for actually omitting __exit sections from the Linux kernel binary when modules are configured in even when exit marked code generates exception table entries. Signed-off-by: Nicolas Pitre <nico(a)linaro.org> diff --git a/gas/ChangeLog b/gas/ChangeLog index 57fc30a..0189bb2 100644 --- a/gas/ChangeLog +++ b/gas/ChangeLog @@ -1,3 +1,11 @@ +2015-06-03 Nicolas Pitre <nico(a)linaro.org> + + * as.c (show_usage): Document --sectname-subst. + (parse_args): Add --sectname-subst. + * as.h (flag_sectname_subst): New. + * config/obj-elf.c (obj_elf_section_name): Add %S substitution. + * doc/as.texinfo: Document it. + 2015-06-03 Matthew Wahab <matthew.wahab(a)arm.com> * config/tc-arm.c (arm_archs): Add "armv8.1-a". diff --git a/gas/as.c b/gas/as.c index 2a8923f..fecfcd2 100644 --- a/gas/as.c +++ b/gas/as.c @@ -284,6 +284,8 @@ Options:\n\ fprintf (stream, _("\ --size-check=[error|warning]\n\ ELF .size directive check (default --size-check=error)\n")); + fprintf (stream, _("\ + --sectname-subst enable section name substitution sequences\n")); #endif fprintf (stream, _("\ -f skip whitespace and comment preprocessing\n")); @@ -447,6 +449,7 @@ parse_args (int * pargc, char *** pargv) OPTION_EXECSTACK, OPTION_NOEXECSTACK, OPTION_SIZE_CHECK, + OPTION_SECTNAME_SUBST, OPTION_ALTERNATE, OPTION_AL, OPTION_HASH_TABLE_SIZE, @@ -481,6 +484,7 @@ parse_args (int * pargc, char *** pargv) ,{"execstack", no_argument, NULL, OPTION_EXECSTACK} ,{"noexecstack", no_argument, NULL, OPTION_NOEXECSTACK} ,{"size-check", required_argument, NULL, OPTION_SIZE_CHECK} + ,{"sectname-subst", no_argument, NULL, OPTION_SECTNAME_SUBST} #endif ,{"fatal-warnings", no_argument, NULL, OPTION_WARN_FATAL} ,{"gdwarf-2", no_argument, NULL, OPTION_GDWARF2} @@ -848,6 +852,10 @@ This program has absolutely no warranty.\n")); else as_fatal (_("Invalid --size-check= option: `%s'"), optarg); break; + + case OPTION_SECTNAME_SUBST: + flag_sectname_subst = 1; + break; #endif case 'Z': flag_always_generate_output = 1; diff --git a/gas/as.h b/gas/as.h index 6de319e..635b2c5 100644 --- a/gas/as.h +++ b/gas/as.h @@ -589,6 +589,9 @@ COMMON enum size_check_warning } flag_size_check; + +/* If section name substitution sequences should be honored */ +COMMON int flag_sectname_subst; #endif #ifndef DOLLAR_AMBIGU diff --git a/gas/config/obj-elf.c b/gas/config/obj-elf.c index 4d7a8a7..78dc6d9 100644 --- a/gas/config/obj-elf.c +++ b/gas/config/obj-elf.c @@ -917,6 +917,27 @@ obj_elf_section_name (void) name = (char *) xmalloc (end - input_line_pointer + 1); memcpy (name, input_line_pointer, end - input_line_pointer); name[end - input_line_pointer] = '\0'; + + while (flag_sectname_subst) + { + char *subst = strchr (name, '%'); + if (subst && subst[1] == 'S') + { + int oldlen = strlen (name); + int substlen = strlen (now_seg->name); + int newlen = oldlen - 2 + substlen; + char *newname = (char *) xmalloc (newlen + 1); + int headlen = subst - name; + memcpy (newname, name, headlen); + strcpy (newname + headlen, now_seg->name); + strcat (newname + headlen, subst + 2); + xfree (name); + name = newname; + } + else + break; + } + #ifdef tc_canonicalize_section_name name = tc_canonicalize_section_name (name); #endif diff --git a/gas/doc/as.texinfo b/gas/doc/as.texinfo index 5710e1c..be13b6a 100644 --- a/gas/doc/as.texinfo +++ b/gas/doc/as.texinfo @@ -6259,6 +6259,36 @@ For ELF targets, the @code{.section} directive is used like this: .section @var{name} [, "@var{flags}"[, @@@var{type}[,@var{flag_specific_arguments}]]] @end smallexample +@cindex --sectname-subst +If the @samp{--sectname-subst} command-line option is provided, the @var{name} +argument may contain a substitution sequence. Only @code{%S} is supported +at the moment, and substitutes the current section name. For example: + +@smallexample +.macro exception_code +.section %S.exception +[exception code here] +.previous +.endm + +.text +[code] +exception_code +[...] + +.section .init +[init code] +exception_code +[...] +@end smallexample + +The two @code{exception_code} invocations above would create the +(a)code{.text.exception} and @code{.init.exception} sections respectively. +This is useful e.g. to discriminate between anciliary sections that are +tied to setup code to be discarded after use from anciliary sections that +need to stay resident without having to define two @code{exception_code} +macros just for that purpose. + The optional @var{flags} argument is a quoted string which may contain any combination of the following characters: @table @code Nicolas

10 years, 10 months

5
17
0 0

[ACTIVITY] 15-19 June 2015

by Christophe Lyon

* 1 day off (2/10) == Progress == * Neon intrinsics tests - committed last batch of tests - need to think about tests for vget_lane which are still missing, but not high priority * linaro-gcc-5.1-2015.06 snapshot (4/10) - committed branch merge with upstream gcc-5-branch - prepared snapshot & updated release scripts * Upstream maintenance (1/10) - backported a fix from Michael to 4.8 and 4.9 branches - backported fix for PR62308 to 4.9 branch - most of the time spent on bootstrapping on aarch64 HW - started looking at some recent new tests having trouble dealing with some multilib variants * Misc (3/10) - meetings, conf-calls, emails, ... == Next == * linaro-gcc-5.1-2015.06 snapshot - build release notes - create a proper tag * backports, release, validation: - update doc according to our new process * validation: - take unstable tests into account * upstream maintenance: - check recent regressions

10 years, 10 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Maintenance (CARD-1833 2/10) - Initial work on ADD<->SUB for negative imm in asm * Buildbots (CARD-1823 6/10) - Adding test-suite to CMake buildbot (D10244) - Bisecting broken self-hosting vfp3 bots * Background (2/10) - Code review, meetings, discussions, etc. - Some more meetings about infrastructure... - LLVM status and plan for next half * Sprint Week in Grenoble == Plan == * Continue with CMake LNT changes * Carry on with ADD/SUB change * Revive ASM warnings discussion

10 years, 10 months

1
0
0 0

mfpu=neon and -march=native on aarch64-linux-gnu toolchain

by Virendra Kumar Pathak

Hi Linaro Toolchain Group, I have questions regarding -mfpu=neon and -march=native w.r.t aarch64 linaro native toolchain (aarch64-linux-gnu) I found gcc is not accepting these flags. On juno Board: gcc -mfpu=neon hello.c -o hello gcc: error: unrecognized command line option '-mfpu=neon' gcc -march=native hello.c -o hello hello.c:1:0: error: unknown value 'native' for –march Am I missing something ? Please help. Below is the machine details uname -a Linux juno 3.10.55.0-1-linaro-lt-vexpress64 #1ubuntu1~ci+141022094025 SMP Wed Oct 22 09:41:06 UTC 2014 aarch64 aarch64 aarch64 GNU/Linux gcc -v Using built-in specs. COLLECT_GCC=gcc COLLECT_LTO_WRAPPER=/usr/local/apps/gcc-native/gcc-linaro-5.1-2015.06.06.native-i686-mingw32_aarch64-linux-gnu/bin/../libexec/gcc/aarch64-linux-gnu/5.1.1/lto-wrapper Target: aarch64-linux-gnu Configured with: '/home/user_name/vpathak/build_abe/snapshots/gcc.git~linaro-4.9-branch/configure' SHELL=/bin/sh --with-bugurl=https://bugs.linaro.org --with-mpc=/home/user_name/vpathak/build_abe/builds/destdir/aarch64-linux-gnu --with-mpfr=/home/user_name/vpathak/build_abe/builds/destdir/aarch64-linux-gnu --with-gmp=/home/user_name/vpathak/build_abe/builds/destdir/aarch64-linux-gnu --with-gnu-as --with-gnu-ld --disable-libstdcxx-pch --disable-libmudflap --with-cloog=no --with-ppl=no --with-isl=no --disable-nls --enable-multiarch --disable-multilib --enable-c99 --with-arch=armv8-a --disable-shared --enable-static --with-build-sysroot=/home/user_name/vpathak/build_abe/sysroots/aarch64-linux-gnu --enable-lto --enable-linker-build-id --enable-long-long --enable-shared --with-sysroot=/home/user_name/vpathak/build_abe/builds/destdir/aarch64-linux-gnu/aarch64-linux-gnu/libc --enable-languages=c,c++,fortran,lto --enable-fix-cortex-a53-835769 --enable-checking=release --disable-bootstrap --with-bugurl= https://bugs.linaro.org --build=x86_64-unknown-linux-gnu --host=aarch64-linux-gnu --target=aarch64-linux-gnu --prefix=/home/user_name/vpathak/build_abe/builds/destdir/aarch64-linux-gnu Thread model: posix gcc version 5.1.1 (GCC) Thanks. -- with regards, Virendra Kumar Pathak

10 years, 10 months

2
3
0 0

gcc-5 git branch

by Virendra Kumar Pathak

Hi Linaro Toolchain Group, I see two git branches for GCC-5 at https://git.linaro.org 1. https://git.linaro.org/toolchain/gcc.git/shortlog/refs/heads/gcc-5-branch 2. https://git.linaro.org/toolchain/gcc.git/shortlog/refs/heads/linaro/gcc-5-b… What is the difference between these two branches ? Which branch should be used for development ? Is it branch (1) refers to GCC upstream branch for GCC5 & branch (2) is linaro version of branch (1). Please comment. -- with regards, Virendra Kumar Pathak

10 years, 11 months

2
1
0 0

[ACTIVITY] 1st-5th June

by Bernie Ogden

Holiday [2/10] Benchmark Automation - TCWG-360 [4/10] * Learned about central Jenkins instance * Considered ways of integrating benchmark scripts with said instance * Considered alternative way for benchmark scripts to interoperate with LAVA Misc [4/10] * Large mail backlog * Travel prep =Plan= Team sprint

10 years, 11 months

1
0
0 0

[ACTIVITY] 01 - 06 June 2015

by Yao Qi

# Progress # * Linaro GDB [4/10] ** TCWG-805, aarch64 native debugging multi-arch support. aarch64 native gdb is able to debug arm program now, but with some problems on coredump. Patches are not posted. ** Give my input on GDB kernel awareness too, and the proposal finally is posted upstream. * FSF GDB [1/10] ** Patches review. * Misc [5/10] ** Attend an internal ARM Debug/Tracing summit. ** Prepare for the France travel. # Plan # * Sprint in Grenoble. -- Yao

10 years, 11 months

1
0
0 0

abe: cross native toolchain compilation for aarch64-linux-gnu

by Virendra Kumar Pathak

Hi Linaro Toolchain Group, I am trying to build a cross-native toolchain for AARCH64 using ABE build framework. By cross native I mean that toolchain will be build on 0x86 (Red hat Santiago 6.4), it will run on AARCH64 (Juno) and will produce binaries to be run on AARCH64 (Juno) (If I am not mistaked) --build=0x86, --host=AARCH64, --target=AARCH64 Steps followed: 1. I built a cross toolchain first ../abe/configure ../abe/abe.sh --target aarch64-linux-gnu --build all --release 2015.05.29 --tarbin --disable update 2. Added the above cross toolchain (bin path) in the PATH 3. To build to cross-native ../abe/configure ../abe/abe.sh --host aarch64-linux-gnu --target aarch64-linux-gnu --build all --release 2015.06.01.native --tarbin --disable update But after some time, I got following error and compilation hanged. make: Leaving directory `/home/user_name/vpathak/build_abe/builds/aarch64-linux-gnu/aarch64-linux-gnu/gcc.git~linaro-4.9-branch-stage1' RUN: copy_gcc_libs_to_sysroot "/home/user_name/vpathak/build_abe/builds/destdir/aarch64-linux-gnu/bin/aarch64-linux-gnu-gcc --sysroot=/home/user_name/vpathak/build_abe/sysroots/aarch64-linux-gnu" /home/user_name/vpathak/abe/lib/make.sh: line 962: ./builds/destdir/aarch64-linux-gnu/bin/aarch64-linux-gnu-gcc: cannot execute binary file Am I missing something ? Please help. However with the following hack in the abe, I am able to compile cross-native toolchain for aarch64-linux-gnu. In the abe code base: ------------------------------------------------------------------------------------------------------- lib/make.sh Function copy_gcc_libs_to_sysroot() gcc_exe="`find -name ${target}-gcc`" - libgcc="`${gcc_exe} -print-file-name=${libgcc}`" + #libgcc="`${gcc_exe} -print-file-name=${libgcc}`" + libgcc="/home/user_name/vpathak/build_abe/builds/destdir/aarch64-linux-gnu/lib/gcc/aarch64-linux-gnu/4.9.3/libgcc.a" Since './builds/destdir/aarch64-linux-gnu/bin/aarch64-linux-gnu-gcc' is native toolchain it will not run on 0x86. Thus libgcc will be empty. Therefore I hard-coded libgcc path. ------------------------------------------------------------------------------------------------------- I had to disable gdb compilation. This error I faced while compiling cross-native compilation only. Cross compilation is successful on the same 0x86 machine. checking for library containing waddstr... no configure: error: no enhanced curses library found; disable TUI make: *** [configure-gdb] Error 1 make: Leaving directory `/home/user_name/vpathak/build_abe/builds/aarch64-linux-gnu/aarch64-linux-gnu/binutils-gdb.git~linaro_gdb-7.8-branch-gdb' WARNING: Make had failures! ERROR (#159): build_all (Failed building .) hacked patch --- a/lib/make.sh +++ b/lib/make.sh @@ -31,10 +31,10 @@ build_all() # to rebuilt the sysroot. local builds="infrastructure binutils libc stage2 gdb" else - local builds="infrastructure binutils stage1 libc stage2 gdb" + local builds="infrastructure binutils stage1 libc stage2" fi if test "`echo ${target} | grep -c -- -linux-`" -eq 1; then - local builds="${builds} gdbserver" + local builds="${builds}" fi --------------------------------------------------------------------------------------------------------------- Thanks. -- with regards, Virendra Kumar Pathak

10 years, 11 months

3
2
0 0

Tool for checking coding style in Linaro Toolchain

by Virendra Kumar Pathak

Hi Linaro Toolchain Group, Is there any tool for checking coding style of the patches submitted to the Linaro Toolchain ? In other word is there any equivalent of Linux checkpatch.pl in Linaro Toolchain (GCC, Binutils etc) ? If yes, please let me know. If not, then in general how people check the coding style of the patches they submit to Linaro Toolchain (GCC, Binutils etc). I assume manual inspection (line by line) may be very tedious thing to do. Thanks. -- with regards, Virendra Kumar Pathak

10 years, 11 months

5
4
0 0

[ACTIVITY] 25 - 29 May 2015

by Kugan

== Progress == * Upstream GCC (8/10) - TCWG-486 - Optimize Constant Uses in Loops. - Jeff reviewed it and asked for some minor changes - Rebased and redid full testing and posted it - TCWG-555 - Complete re-write of widening pass based on review comments - Getting ready to post for review * Misc (2/10) - Reading TACT User Manual - gcc-patches, gcc-bugs list - Meetings == Plan == - Continue with gcc stage1 activities

10 years, 11 months

1
0
0 0

[Weekly] 25-29 MAY 2015

by Michael Collison

== This week == * Bug 539 - .LTHUNK symbols are surviving (2/10) - Built Qt 4.8 using 4.9 and 4.9 toolchain and verified fix identified by Jim Wilson - Plan to close as fixed * Bug 535 - static cast from float to int not working on ARM hardfp (2/10) - Investigation * TCWG-140 - Transform end of loop conditions to min_expr (1/10) - Investigation into blueprint and patch * TCWG-146 - Detect smin/umin idiom (2/10) - After investigation no patch deemed necessary for aarch64 * Misc (1/10) - Conference calls * US Holiday - Memorial Day, May 25th (2/10) == Next week == - Submit Aarch32 patch for TCWG-146 upstream - TCWG-140 investigation

10 years, 11 months

1
0
0 0

[ACTIVITY] Week 22

by Prathamesh Kulkarni

== This week == * TCWG-619 (4/10) - Chromium builds with LTO single-partition with gold by changing arm_is_long_call_p() to always return true, thereby disabling short calls. - Fails to build with ld.bfd for single partiition with the following error: obj/third_party/webrtc/base/rtc_base.ipaddress.o: In function `rtc::IPAddress::IPAddress(unsigned int)': ipaddress.cc:(.text._ZN3rtc9IPAddressC2Ej[_ZN3rtc9IPAddressC5Ej]+0x28): undefined reference to `vtable for rtc::IPAddress' - gas debug for "Thumb2 branch out of range" in config/tc-arm.c: Fails in md_apply_fix at following condition: if ((value & ~0x3fffff) && ((value & ~0x3fffff) != ~0x3fffff)) { if (!(ARM_CPU_HAS_FEATURE (cpu_variant, arm_arch_t2))) as_bad_where (fixP->fx_file, fixP->fx_line, BAD_RANGE); else if ((value & ~0x1ffffff) && ((value & ~0x1ffffff) != ~0x1ffffff)) as_bad_where (fixP->fx_file, fixP->fx_line, _("Thumb2 branch out of range")); } The condition became true for value == fffffda Backtrace: http://pastebin.com/QZqbwNCy Options passed to as: -march=armv7-a -march=armv7-a -mfloat-abi=hard -mfloat-abi=hard -mfpu=neon -mfpu=neon -meabi=5 - Disabling the above condition results in: arm-linux-gnueabihf-g++: internal compiler error: Killed (program lto1) * PR49551 (2/10) - Modified patch and retested on x86 and arm. - Submitted patch upstream for review. * Misc (4/10) - Exams ended on Monday. - College Annual day. == Next Week == - Work towards getting the patch approved. - Continue investigating "Thumb2 branch out of range" error. - Begin with TCWG-777. - Submit cfgloop.h flattening patch upstream.

10 years, 11 months

1
0
0 0

question on bfd - arch & mach

by Virendra Kumar Pathak

Hi Linaro Toolchain Group, I am going through the binutils code base specific to arm & aarch64. Please give some insight on below questions. 1. In the struct bfd_arch_info {...} (in bfd/bfd-in2.h) there are two fields 'enum bfd_architecture arch' and 'unsigned long mach'. I went trough the binutils porting guide (by MR.Swami.Reddy(a)nsc.com) which says 'arch' is for architecture & 'mach' is for machine value. At present in the bfd/bfd-in2.h :- arch = bfd_arch_aarch64 and mach = bfd_mach_aarch64 or bfd_mach_aarch64_ilp32. But what these fields really means ? What is the difference between 'arch' and 'mach'? Lets say instruction set architecture is ARMv8 (also known as aarch64 for 64 bit- if I am not wrong). Then we have specific implementation of this like cortex53, cortex57, Cavium ThunderX etc. With respect to this what will be the value of arch = ? and mach = ? 2. In the include/opcode/arm.h the 'arm_feature_set' is defined as a structure where as in include/opcode/aarch64.h 'aarch64_feature_set' is defined as unsigned long. Is there any specific reason for this? Why structure definition was not followed in aarch64 ? typedef struct { unsigned long core; unsigned long coproc; } arm_feature_set; typedef unsigned long aarch64_feature_set; 3. Also I see that in the case of arm, 'mach' values are derived from cpu extension value specified in that 'arm_feature_set' structure. For example. if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_cext_iwmmxt2)) mach = bfd_mach_arm_iWMMXt2; Whereas in aarch64 mach is derived based on API type (64 or 32). Any reason for this ? mach = ilp32_p ? bfd_mach_aarch64_ilp32 : bfd_mach_aarch64; Thanks in advance. -- with regards, Virendra Kumar Pathak

10 years, 11 months

2
2
0 0

[ACTIVITY] 25-29 May

by Charles Baylis

== Progress == TCWG-775 NEON error messages (2/10) . wrote new patch for Aarch64 . tried to test it, but GCC testsuite stopped working on my laptop (random failures with "test for errors, tests randomly being marked UNSUPPORTED) Bank Holiday [2/10] Bug #1599 [1/10] . reproduced bug on Linaro GCC 4.9 , bisected both the cause and the trunk fix Misc [5/10] . attempted to diagnose GCC testsuite problems. Seems to be related to kernel version somehow. . Erratum workaround stuff (bug 1550, bug 1596) == Plans == Find working kernel for laptop Cleanup/submit patch for TCWG-775 Create JIRA cards following vectorization study (TCWG-735)

10 years, 11 months

1
0
0 0

[ACTIVITY] 25 May -- 29 May

by Yao Qi

Bank holiday on Monday. [2/10] # Issue # No. Ubuntu is successfully installed on my chromebook. # Progress # * Linaro GDB [4/10] ** TCWG-517, GDB AAarch64 record/replay. Done. Patches are committed upstream. Fix one build failure caused these patches. ** TCWG-805, aarch64 native debugging multi-arch support. *** Switch to PTRACE_GETREGSET and PTRACE_SETREGSET. Patches are posted upstreams. *** Get ubuntun 14.02 running on chrombook successfully. ** Give my input on GDB kernel awareness too. * FSF GDB [3/10] ** PR 18392, review the fix and understand the code about tail call unwinding. ** Approve and commit some tiny patches. * Misc [1/10] ** Prepare for incoming France travel. ** Book flight and hotel for GNU Tools Cauldron. Next week: * TCWG-805, aarch64 native debugging multi-arch support. -- Yao

10 years, 11 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Bank Holiday (2/10) * Maintenance (CARD-1833 6/10) - Finished all FIXMEs in LLVM and Clang - Working on ASM warnings * Background (2/10) - Code review, meetings, discussions, etc. - Updated arm-bots.html to account for build num, commit range == Plan == * Continue working on ASM warnings * Move a few left-overs in ARMAsmParser to use ARMTargetParser If time allows... * Check the ADD -> SUB change in the assembler * Try to get the test-suite running on a CMake buildbot Background * Check the progress of some Android bugs

10 years, 11 months

1
0
0 0

[ACTIVITY] 25-29 May 2015

by Christophe Lyon

* 1 day off * Neon intrinsics tests (4/10) - submitted last set for review * Misc (4/10) - meetings, conf-calls, emails, ... - checks for our new GCC mirror == Next == * Neon intrinsics tests: work on vget_lane test. * linaro-gcc-5.1-2015.06 release: - start working on backports

10 years, 11 months

1
0
0 0

[Weekly] 18-22 MAY 2015

by Michael Collison

* TCWG-140 - Transform end of loop conditions to min_expr (3/10) - Investigation into blueprint and patch * TCWG-146 - Detect smin/umin idiom (3/10) - Developing patch for Aarch64 for completeness * Vacation (4/10) == Next week == - Complete Aarch64 patch for TCWG-146 - Validate TCWG-146 - TCWG-140 investigation

10 years, 11 months

1
0
0 0

[ACTIVITY] Week 21

by Prathamesh Kulkarni

* TCWG-619 (2/10) - "branch out of range" error disappears by disabling sibling call optimization - using gold results in internal error at arm.cc:4192 - using ld.bfd results in tons of same errors message during LINK chrome - "thumb2 branch out of range" - building with "-dp" option shows the error comes for function calls, generated from pattern call_value_symbol. * PR49551 (2/10) - Bootstrapped on x86, tested on x86 and arm. - added test-case. * Misc (6/10) - Exams == Next Week == - Submit patch to PR49551 upstream - Continue investigating "branch out of range" error. - Rebase and submit cfgloop.h flattening patch upstream.

10 years, 11 months

1
0
0 0

[ACTIVITY] 18-22 May 2015

by Kugan

== Progress == * Upstream GCC (8/10) - vector cost (TCWG-779) - benchmarking complete and analysed - Committed after full testing (bootstrap and regression testing) - Started working on widening pass based on review comments (TCWG-555) - Completed re-factoring with the new ideas - ran into many ICEs with the patch and making progress * Misc (2/10) - Looked at http://ctuning.org/wiki/index.php?title=CTools:MilepostGCC again - gcc-patches, gcc-bugs list - Meetings == Plan == - Continue with gcc stage1 activities

10 years, 11 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Releases (CARD-1431 1/10) - Final ARM/AArch64 3.6.1 * Automation Framework (CARD-1378 1/10) - More meetings with Lab about infrastructure * Maintenance (CARD-1833 5/10) - Working on FIXMEs to TargetParser * Buildbots (CARD-1823 1/10) - Bisecting self-hosting failure on thumbv7a * Background (2/10) - Code review, meetings, discussions, etc. - More stride vectorizer reviews (D9368) - Setting up boards for developers == Plan == * Finish the parser FIXMEs, get on with ASM warnings * Check some Android bugs and see if I can reduce their numbers * Probably a bit more infrastructure discussions

10 years, 11 months

1
0
0 0

[Activity] 18 May 2015 -- 22 May 2015

by Yao Qi

# Issues # * Don't have arm board to run native gdb testsuite (my pandaboard is too slow to run native tests). Get a chromebook, but takes a lot of time installing ubuntu on it. Network still doesn't work, don't know how much time are still needed to fix networking issues. # Progress # * Linaro GDB ** TCWG-517, GDB AAarch64 record/replay. [3/10] These bits are finally posted upstream. The review looks good. ** TCWG-805, aarch64 native debugging multi-arch support. [4/10] *** Switch to PTRACE_GETREGSET and PTRACE_SETREGSET. Patches are done, but takes much time to set up GDB native testing env, as linaro tcwglab is still unreachable. Install ubuntun 14.02 on chrombook. Done, but network driver doesn't work. ** Give my input on GDB kernel awareness. ** Tweak pandaboard for native gdb testing. Done. ** AArch64 debugging on different ELs, a meeting is scheduled in the sprint but I ask more details before that meeting. * FSF GDB [1/10] ** Review a patch about arm abi detection for ELFOSABI_GNU. Approve it. ** Review a patch about compile feature in GDB. * Misc [2/10] ** Go to London for France Visa application on Monday and get visa on Thu. # Plan # * TCWG-517, GDB AAarch64 record/replay. Address review comments and push them in. * TCWG-805, aarch64 native debugging multi-arch support. Set up chromebook and test my patches on it. -- Yao

10 years, 11 months

1
0
0 0

[ACTIVITY] 18-22 May 2015

by Christophe Lyon

== Progress == * Neon intrinsics tests (5/10) - committed a series - started working on hopefully final set * 4-.8-2015.04 - src release done * Validation (1/10) - looking at tests instabilities * Misc (4/10) - meetings, conf-calls, emails, ... == Next == * Neon intrinsics tests * Validation

10 years, 11 months

1
0
0 0

[ACTIVITY] 18th - 22nd May

by Bernie Ogden

Holiday Thursday afternoon and Friday [3/10] Benchmark automation - TCWG-360 [4/10] * CPU2006 patches cleaned up, submitted * A few other small fixes Misc [3/10] * ~1/10 getting a Juno running =Plan= Holiday next week, then: Pick a direction on streaming vs listeners, write down the reasoning Follow up (close out?) results storage and restricted targets Write more tests, refactoring where appropriate Investigate running benchmarks through ci.linaro.org If time, and it looks sane, wrap a LAVA job around benchmark scripts

10 years, 11 months

1
0
0 0

[ACTIVITY] 11 - 15 May 2015

by Omair Javaid

== Progress == LLDB development -- Submitted and committed AArch64 hardware watchpoint/breakpoint support [2/10] [TCWG-771] -- Submitted Arm hardware watchpoint/breakpoint support [1/10] [TCWG-770] -- Debugged arm watchpoints on Nexus 7 Android device. [2/10] [TCWG-651] Miscellaneous [5/10] -- Submitted AArch64 gdb record-replay patches -- Travel to Islamabad for interview at French Embassy -- Meetings, emails, discussions etc. == Plan == LLDB development -- Fix issues with hardware watchpoints and try to run tests on Nexus 7 -- Update and resubmit Arm hardware watchpoint patch.

10 years, 11 months

1
0
0 0

[ACTIVITY] Week 20

by Prathamesh Kulkarni

== This week == * TCWG-619 (2/10) - Disabling seccomp-bpf, works with LTO build for chromium for multiple partitions (-flto-partitions={balanced, 1to1}) - disabling fPIC does not prevent the error - "branch out of range" for single or no partition (--param lto-partitions=1 / -flto-partitions=none ) - The docs say there is option to disable PLT (-fno-plt), https://gcc.gnu.org/onlinedocs/gcc/Code-Gen-Options.html#Code-Gen-Options but using it results in unrecognized command line option. * PR49551 (2/10) - Found out why r221297 prevents the ICE: merge_decl() calls make_decl_rtl() upon condtion DECL_RTL_SET_P (olddecl), which causes the ICE. Before r221297, in merge_decls() DECL_RTL_SET_P (olddecl) was true which resulted in call to make_decl_rtl() causing ICE. After r221297, DECL_RTL_SET_P (olddecl) is 0, which doesn't result in call to make_decl_rtl() so no ICE is produced. However, DECL_COMMON is still incorrectly set in merge_decls() because it copies newdecl into olddecl. - Will post upstream for review after final testing on x86 and ARM. * Misc (6/10) - Exams

10 years, 11 months

1
0
0 0

[ACTIVITY] Week 20

by Yvan Roux

Short week (2 days off) == Progress == o Upstream GCC (3/6) * Flags for Cortex-a53 erratum #84341 workaround: - Backported into FSF 4.9 and 5 branches * Some cleanup to avoid format-security warnings * TCWG-786 (LRA and PIC): Look for potential improvements - nothing found so far. o Linaro GCC release (2/6) * Reviewed FSF branch merge into 4.8 branch * Look at differences between our actual source tarball, and the ones that can be created by ABE. o Misc (1/6) * Various meetings == Plan == - Continue ongoing tasks

10 years, 11 months

1
0
0 0

[ACTIVITY] 11th - 15th May

by Bernie Ogden

Benchmark automation - TCWG-360 [7/10] * Convinced benchmark scripts to run entirely within LAVA * Did a couple of benchmark runs for Kugan * Cleaned up my CPU2000 patches and committed to central repository Misc [3/10] =Plan= Clean up, commit CPU2006 patches Pick a direction on streaming vs listeners, write down the reasoning Follow up (close out?) results storage and restricted targets Write more tests, refactoring where appropriate If time, and it looks sane, wrap a LAVA job around benchmark scripts

10 years, 11 months

1
0
0 0

[Weekly] 11-15 MAY 2015

by Kugan

== Progress == * Upstream GCC (5/10) - committed delaying constant splitting in arm after full testing (TCWG-486) - Spec benchmarking is still an issue (TCWG-779) - Bernie agreed to kindly help benchmark it - taking time due to long lava queue - Started working on widening pass based on review comments (TCWG-555) - Wilco from ARM provided some test-cases and looking into it as well * GCC bootstrap/build issues (4/10) - Looked at bare-metal - aarch-elf-none issue - gcc bootstrap issue with ARM - middle-end error - Thanks to all, all now fixed in mainline. * Misc (1/10) - gcc-patches, gcc-bugs list - Meetings == Plan == - Continue with gcc stage1 activities - Look at register allocation

10 years, 11 months

1
0
0 0

[Weekly] 11-15 MAY 2015

by Michael Collison

* TCWG-140 - Transform end of loop conditions to min_expr (3/10) - Investigation into blueprint and patch * TCWG-146 - Detect smin/umin idiom (2/10) - Applied patch which generates improved code. Validation required. * Illness (4/10) * Misc (1/10) - Conference calls == Next week == - Work TCWG-146 and TCWG-1140

10 years, 11 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Releases (CARD-1431 4/10) - Testing 3.6.1 on ARM, green - Re-flashing LLVM APM due to crash - Testing 3.6.1 on AArch64, green * Maintenance (CARD-1833 2/10) - Fixing enum vs. macro conflicts (PR23482) - Working on FIXMEs to TargetParser (Triple) * Background (4/10) - Code review, meetings, discussions, etc. - More stride vectorizer reviews (D9368) - Register ops from ACLE reviews (D9699/D9697) - Sourcing boards to new developers - Self-hosting buildbot failures, still investigating. == Plan == * Bisect and revert patch that broke SH bots * Continue target parser changesg * Continue 3.6.1 release * Continue reviewing stride vectorizer changes

10 years, 11 months

1
0
0 0

[Activity] 11 May 2015 -- 15 May 2015

by Yao Qi

# Progress # * TCWG-517, GDB AAarch64 record/replay. Ongoing. [3/10] Takes over from Omair, complete test cases and update patches. Rewrite the test case using gcc inline assembly. Happen to see that AAarch64 doesn't have CPSR register but GDB thinks it has. This should be fixed separately later. * Think about GDB version in next linaro toolchain release. [3/10] The next linaro release is on July/Aug and the next GDB FSF release 7.10 will be on mid of June. I prefer to picking up 7.10, but need Ryan or Maxim to make a decision. * Exchange emails with Peter to push GDB kernel awareness work forward, and think about how do that in next step. [1/10] * Misc [3/10] ** Print and photocopy documents needed for France visa application. # Plan # * Go to France Embassy in London on Monday. * GDB AAarch64 record/replay test and upstream submission. -- Yao

10 years, 11 months

1
0
0 0

Re: 502 connecting to abe.tcwglab.linaro.org

by Virendra Kumar Pathak

Hi, I tried on abe 'stable' branch and with below configuration build was successful. ../abe/configure --with-fileserver=148.251.136.42 --with-remote-snapshots= http://148.251.136.42/snapshots-ref ../abe/abe.sh --target aarch64-linux-gnu --build all (Additionally I had to increase the wget_timeout=100) But on master branch, with below commands (as suggested in above mail) following error were observed. ../abe/configure --with-fileserver=148.251.136.42 --with-remote-snapshots=/snapshots-ref ../abe/abe.sh --target aarch64-linux-gnu --build all ERROR (#144): fetch_http (md5sums doesn't exist and you disabled updating.) Looks like following commit is causing problem on the abe master branch. On removing it, build successfully downloaded the packages from 148.251.136.42. commit 5a5ab3582851d52d903846d34c79850f5d7ebda5 don't try to fetch anything is updates are disabled. Thanks Virendra On 6 May 2015 at 17:30, <linaro-toolchain-request(a)lists.linaro.org> wrote: > Send linaro-toolchain mailing list submissions to > linaro-toolchain(a)lists.linaro.org > > To subscribe or unsubscribe via the World Wide Web, visit > https://lists.linaro.org/mailman/listinfo/linaro-toolchain > or, via email, send a message with subject or body 'help' to > linaro-toolchain-request(a)lists.linaro.org > > You can reach the person managing the list at > linaro-toolchain-owner(a)lists.linaro.org > > When replying, please edit your Subject line so it is more specific > than "Re: Contents of linaro-toolchain digest..." > > > Today's Topics: > > 1. Re: 502 connecting to abe.tcwglab.linaro.org (Tim Entinger) > 2. Re: 502 connecting to abe.tcwglab.linaro.org (Victor Chong) > 3. [ANNOUNCE] Linaro GCC 4.9 2015.04 snapshot re-spin (Yvan Roux) > > > ---------------------------------------------------------------------- > > Message: 1 > Date: Tue, 5 May 2015 12:44:44 +0000 (UTC) > From: Tim Entinger <timothy.entinger(a)jci.com> > To: linaro-toolchain(a)lists.linaro.org > Subject: Re: 502 connecting to abe.tcwglab.linaro.org > Message-ID: <loom.20150505T143929-367(a)post.gmane.org> > Content-Type: text/plain; charset=us-ascii > > Rob Savoye <rob.savoye@...> writes: > > > > > On 04/21/2015 04:23 PM, Christopher Covington wrote: > > > abe$ ./abe.sh --target aarch64-linux-gnu > > > NOTE: Downloading md5sums to abe/snapshots > > > RUN: /usr/bin/wget --timeout=10 --tries=2 --directory- > prefix=abe/snapshots/ http://abe.tcwglab.linaro.org/snapshots/md5sums > > > > We're having a major security related issue, so the entire TCWG lab > > got taken offline yesterday till this is fixed and more secured. No > idea > > what the ETA is for all of that. ABE will work regardless other than > > some warning messages about not being able to download the md5sums > file, > > or anything under 'infrastructure'. Most of what ABE needs is at > > git.linaro.org, and that's still online. The only files ABE downloads > > from abe.tcwglab.linaro.org are source tarballs, which don't change > very > > often. As long as you have them already downloaded, you can build a > > toolchain still. I work offline pretty frequently, so have tried to > make > > ABE work without the upstream access to anything. > > > > Try adding '--disable update' to your command line for abe.sh, and > > it'll stop trying. > > > > - rob - > > > > _______________________________________________ > > linaro-toolchain mailing list > > linaro-toolchain <at> lists.linaro.org > > https://lists.linaro.org/mailman/listinfo/linaro-toolchain > > > > > Is there any update for when the TCWG lab will be back online? I was > trying to use ABE for the first time and got the 503 Service Unavailable > message. Is there a way to specify different locations for the source > tarballs in the meantime? I'm hoping to work around the issue if a > timeline is still unknown. > > > > ------------------------------ > > Message: 2 > Date: Tue, 5 May 2015 23:12:28 +0900 > From: Victor Chong <victor.chong(a)linaro.org> > To: Tim Entinger <timothy.entinger(a)jci.com> > Cc: Linaro Toolchain Mailman List <linaro-toolchain(a)lists.linaro.org> > Subject: Re: 502 connecting to abe.tcwglab.linaro.org > Message-ID: > <CAHqM-QhhZw9hw33Mzf8iFtSDEdiX3NnLUMqvLt=v9JKHZgfa= > Q(a)mail.gmail.com> > Content-Type: text/plain; charset="iso-8859-1" > > Hi Tim, > > On Tue, May 5, 2015 at 9:44 PM, Tim Entinger <timothy.entinger(a)jci.com> > wrote: > > > Rob Savoye <rob.savoye@...> writes: > > > > > > > > On 04/21/2015 04:23 PM, Christopher Covington wrote: > > > > abe$ ./abe.sh --target aarch64-linux-gnu > > > > NOTE: Downloading md5sums to abe/snapshots > > > > RUN: /usr/bin/wget --timeout=10 --tries=2 --directory- > > prefix=abe/snapshots/ http://abe.tcwglab.linaro.org/snapshots/md5sums > > > > > > We're having a major security related issue, so the entire TCWG lab > > > got taken offline yesterday till this is fixed and more secured. No > > idea > > > what the ETA is for all of that. ABE will work regardless other than > > > some warning messages about not being able to download the md5sums > > file, > > > or anything under 'infrastructure'. Most of what ABE needs is at > > > git.linaro.org, and that's still online. The only files ABE downloads > > > from abe.tcwglab.linaro.org are source tarballs, which don't change > > very > > > often. As long as you have them already downloaded, you can build a > > > toolchain still. I work offline pretty frequently, so have tried to > > make > > > ABE work without the upstream access to anything. > > > > > > Try adding '--disable update' to your command line for abe.sh, and > > > it'll stop trying. > > > > > > - rob - > > > > > > _______________________________________________ > > > linaro-toolchain mailing list > > > linaro-toolchain <at> lists.linaro.org > > > https://lists.linaro.org/mailman/listinfo/linaro-toolchain > > > > > > > > > Is there any update for when the TCWG lab will be back online? I was > > trying to use ABE for the first time and got the 503 Service Unavailable > > message. Is there a way to specify different locations for the source > > tarballs in the meantime? I'm hoping to work around the issue if a > > timeline is still unknown. > > > > We've setup an alternate server for the source tarballs for now. Configure > master with '--with-fileserver=148.251.136.42 > --with-remote-snapshots=/snapshots-ref' to use it. > > > > > > _______________________________________________ > > linaro-toolchain mailing list > > linaro-toolchain(a)lists.linaro.org > > https://lists.linaro.org/mailman/listinfo/linaro-toolchain > > >

10 years, 11 months

2
1
0 0

Correct linux kerenl for eglibc in Linaro tool chain

by Ganesan, Aravind

Hi Guys, I have two questions: (1) I have download gcc-4.9 tool chain from http://releases.linaro.org/14.08/components/toolchain/binaries. The kernel for the release (http://releases.linaro.org/14.08/components/kernel/linux-linaro) is 3.16. So can we assume the kernel headers found in the tool chain installation from the link above belongs to linux version 3.16? (2) Also, I ubuntu wiki indicates that starting with Ubuntu 12.04 they are using linaro gcc packages for arm64 (https://wiki.ubuntu.com/ToolChain). Is there an easy way to find what linaro-release (for tool chain) will be compatible with Ubuntu 14.10 aarch64 image? Thanks, Aravind -- Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project

10 years, 11 months

2
4
0 0

[ACTIVITY] 11-15 May 2015

by Christophe Lyon

Short week (off Thu/Fri - 4/10) == Progress == * GCC trunk (1/10) - investigated bare-metal broken builds for aarch64 and arm (--with-mode=thumb) Setting LDFLAGS_FOR_TARGETS=-specs=rdimon.specs fixes the libstdc++ build problem for aarch64. Not sure if that's expected. * Neon intrinsics tests (2/10) - submitted a new set of tests for review * 4.8-2015.04 - branch merge committed after validation * Validation (1/10) - looking at tests instabilities * Misc (2/10) - meetings, conf-calls, emails, .... == Next == * Neon intrinsics tests * GCC trunk/bare metal * Validation

10 years, 11 months

1
0
0 0

[ACTIVITY] 4 - 8 May 2015

by Omair Javaid

== Progress == LLDB development -- Finished most of work for ARM watchpoints and hardware breakpoints [3/10] [TCWG-770] -- Added hardware breakpoint handlers for AArch64 [1/10] [TCWG-771] -- Debugging for ARM watchpoints not hitting the hardware watchpoint Set/Clear handlers. [3/10] [TCWG-770] -- Setting up development environment on Google Nexus 7 Android device. [1/10] Miscellaneous [2/10] -- Meetings, emails, discussions etc. -- Submission of French visa application == Plan == LLDB development -- Submit ARM and AArch64 hardware breakpoint and watchpoints code for review -- Fix issues with hardware watchpoints and try to run tests on Nexus 7 -- Figure out debugging using gdb on Nexus 7 Miscellaneous -- Travel to Islamabad for visa interview, out of office on wednesday 13th May 2015. -- Half day out of office on Monday 11th and Tuesday 12th May due to power outage in the area.

10 years, 11 months

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Public holiday on Monday (2/10) * Automation Framework (CARD-1378 1/10) - Debugging / Setting up VPN to the lab - Investigating APM crash * Releases (CARD-1431 1/10) - Reviewing patches for 3.6.1, some failures * Maintenance (CARD-1833 3/10) - Unifying ARM target parser * Background (3/10) - Code review, meetings, discussions, etc. - Lots of patch reviews, mainly stride vec. - Checking libunwind breakages == Plan == * Continue target parser changes * Continue 3.6.1 release * Continue reviewing stride vectorizer changes

10 years, 11 months

1
0
0 0

[ACTIVITY] 4-8 May 2015

by Christophe Lyon

Short week: Friday off == Progres == * Linaro-GCC 4.8-2015.04 - have to redo the fsf-4.8 branch merge - results stability issue, probably caused by a race condition in the testsuite similar to one already fixed by Maxim * Validation - a few updates to our jobs on ci.linaro.org * Neon intrinsics tests - resumed port of existing testsuite to GCC * Misc - meetings, conf-calls, emails, .... == Next == Short week (Thu/Fri off) * Linaro-GCC-4.8-2015.04 * Neon intrinsics tests

10 years, 11 months

1
0
0 0

[ACTIVITY] Week 19

by Yvan Roux

Friday off (WWII Memorial Day) == Issue == * none == Progress == o Upstream GCC (4/8) * [TCWG-762] - GCC Maintenance - PR64208 (iWMMXT LRA bug): Committed in trunk. - PR65924 (ICE on arm-none-eabi): Fixed and committed at rev. 22572 * Flags for Cortex-a53 erratum #84341 workaround: - Committed in trunk - To be backported into FSF 5.1 and 4.9 branches o 2015.04 re-spin (2/8) * Snapshot tarball deployed o Misc (2/8) * Various meetings * Reviewed and validated a libunwind ARM patch * Played a bit with docker AArch64 image (based on UMEQ) https://registry.hub.docker.com/u/mickaelguene/arm64-debian/ == Plan == - Short week (off Thu, and Fri) - Continue upstream pending work

10 years, 11 months

1
0
0 0

[ACTIVITY] 4th - 8th May

by Bernie Ogden

(Public) Holiday [2/10] Benchmark automation - TCWG-360 [6/10] * More unit tests * Refactoring - test writing is an effective spotlight * Experimented with LAVA log streaming as a 'listener' replacement ** Reduces complexity, for (possibly insignificant) costs in generality and scalability * Gave some thought to results storage, benchmarking of restricted targets Misc [2/10] =Plan= Pick a direction on streaming vs listeners, write down the reasoning Follow up (close out?) results storages and restricted targets Write more tests, refactoring where appropriate

10 years, 11 months

1
0
0 0

[ACTIVITY] 27th April - 1st May

by Bernie Ogden

Holiday [2/10] Benchmark automation - TCWG-360 [5/10] * Finished rolling backbench patches into review * Submitted some test suite patches to reduce the number of untested cases * Began writing tests for benchmarking in general Misc [3/10]

10 years, 11 months

1
0
0 0

[Weekly] 04-08 MAY 2015

by Michael Collison

* TCWG-146 - Detect smin/umin idiom (3/10) - Investigation * TCWG-110 - Investigate generating out-of-line branch tables in ARM GCC (1/10) - Resolved with ARM as questionable benefit; inline constant pools are cheap to access. * Illness (5/10) * Misc (1/10) - Conference calls == Next week == - Resolve TCWG-146

10 years, 11 months

1
0
0 0

[ACTIVITY] 04 May -- 08 May

by Kugan

== Progress == * Upstream GCC (4/10) - TCWG-779 Vector rtx costs for AArch64 ACKed to commit. - Asked to do fresh regression and benchmarking - re-based to latest trunk - Trunk is broken and narrowed down the failure to https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66066 - Fixed and regression testing finished. Setting up benchmarking for spec2k before committing. * IRA (5/10) - Looked at https://bugs.linaro.org/show_bug.cgi?id=540 (TCWG-773 Median of three has unneeded register moves) - https://bugs.linaro.org/show_bug.cgi?id=1532 * Misc (1/10) - gcc-patches, gcc-bugs list - Meetings == Plan == - Continue with gcc stage1 activities - Look at register allocation

10 years, 11 months

2
4
0 0

[ACTIVITY] Week 19

by Prathamesh Kulkarni

== This week == * PR49551 (2/10) - Created new patch: http://pastebin.com/PsLTgvp7 - merge_decls() calls memcpy to copy newdecl into olddecl thus overriding DECL_COMMON in olddecl which is the source of the bug. If newdecl has common/nocommon attribute set, honor it, else DECL_COMMON would be set if both olddecl and newdecl have DECL_COMMON set. - Bootstrapped on x86, tested on x86, arm - Not yet figured out why r221297 masks this bug. * TCWG-619 (4/10) - managed to build chromium LTO on ARM, requires disabling components enabled by variable 'chromium_code'. Size of chrome executable reduces by 8 mb. - the bug: "error out of range" appears only during LTO build of components enabled by chromium_code. Results in very few instances of the same error message when LTO build for chromium_code components. - Disabling LTO in sandbox.gyp and passing -flto results in following error: /tmp/ccYJJbUK.ltrans25.ltrans.o:<artificial>:vtable for blink::WebDocument [clone .lto_priv.89343]: warning: relocation refers to discarded section /home/prathamesh.kulkarni/fsf-toolchain/lib/gcc/x86_64-unknown-linux-gnu/6.0.0/../../../../x86_64-unknown-linux-gnu/bin/ld.gold: error: hidden symbol '_ZN5blink11WebDocumentD1Ev' is not defined locally Also present for x86. The workaround is to pass -flto --param lto-partitions=1 as mentioned in PR57703. - gold ICE with v8 LTO build for ARM not reproducible with master branch. - Trying to use Martin Liska's scripts for gathering build stats: https://github.com/marxin/script-misc/blob/master/system_top.py https://github.com/marxin/script-misc/blob/master/vmstat_parser.py * Misc (4/10) - Exams preparation - Visa application == Next Week == - PR49551: figure out why r221297 masks the bug, write test-cases and submit patch upstream - chromium/v8 build stats - exams

10 years, 11 months

1
0
0 0

[Activity] 04 May 2015 -- 08 May 2015

by Yao Qi

* UK bank holiday on Monday [2/10] # Progress # * arm/aarch64 gdb bug fixing [1/10]. ** TCWG-765 fails in gdb.base/coredump-filter.exp. Patch is pushed it in. ** TCWG-767, patch is pushed it in. * TCWG-805, aarch64 native debugging multi-arch support. [2/10]. Let arm use newer ptrace PTRACE_GETREGSET in order to align with aarch64. Ongoing. * Think about debugging programs on different exception levels (EL3, EL2 and EL1). Read doc about EL in aarch64. Looks they need multi-inferior debugging. Request more details. [2/10] * Misc [3/10] ** Book travel and get travel insurance. It is my first travel in ARM, familiarise myself with the travel process. ** Visa application. # Plan # * TCWG-805, aarch64 native debugging multi-arch support. * Other things needed for visa application. -- Yao

10 years, 12 months

1
0
0 0

writing a new Machine Description file (e.g cortex-a57.md) in gcc

by Virendra Kumar Pathak

Hi Linaro Toolchain Group, I am new to gcc development. I am trying to write a new md file describing pipeline information for a processor. Please suggest some good reference document for understanding machine description file. Few questions from cortex-a53.md file: For first integer pipeline following is defined - (define_cpu_unit "cortex_a53_slot0" "cortex_a53") Is name cortex_a53_slot0 is a keyword or it is any general string? Is there any convention in choosing names for cpu units? If ‘cortex_a53_slot0’ a general string, how assembler knows it is first integer pipeline? How these *.md files are used? When they are compiled and how they are used? How to verify an md file for a processor is written correctly or not? How to test it? What other design consideration must be kept in mind while writing a new md file? Thanks. with regards, Virendra Kumar Pathak

10 years, 12 months

2
3
0 0

[ANNOUNCE] Linaro GCC 4.9 2015.04 snapshot re-spin

by Yvan Roux

This is a re-spin of the Linaro GCC 4.9 2015.04 source package snapshot. The re-spin of this snapshot includes a new configure-time option to enable by default a workaround for Cortex-A53 erratum number 843419 and options to explicitly disable or enable it during compilation. This snapshot tarball is available on: http://snapshots.linaro.org/components/toolchain/gcc-linaro/4.9-2015.04-1 Original release notes for GCC 4.9 2015.04 snapshot: The Linaro Toolchain Working Group (TCWG) is pleased to announce the 2015.04 snapshot of the Linaro GCC 4.9 source package. Linaro GCC 4.9 2015.04 is the first Linaro GCC source package snapshot in the 4.9 series. It is based on FSF GCC 4.9.3-pre+svn222035 and includes performance improvements and bug fixes. With the imminent release of ARMv8 hardware and the recent release of the GCC 4.9 compiler the Linaro TCWG will be focusing on stabilization and performance of the compiler as the FSF GCC compiler. The Linaro TCWG provides stable[1] quarterly releases and monthly snapshots[2]. Interesting changes in this GCC source package snapshot include: * Linaro bugzilla PR fixed: #415, #1382, #1391 * Updates to GCC 4.9.3-pre+svn222035 * Backport of instruction scheduler improvements * Backport of [AArch64,Neon] Add patterns + builtins for vld[234](q?)_lane_* intrinsics * Backport of [AArch64] Implement fusion adrp+add/movk+movk * Backport of [AArch32] Cortex-A17 support * Backport of [AArch64] Fix __builtin_aarch64_absdi, must not fold to ABS_EXPR * Backport of PR rtl-optimization/63917 * Backport of PR tree-optimization/62178 tree-ssa-loop-ivopts * Backport of [AArch64] Add TARGET_MIN_DIVISIONS_FOR_RECIP_MUL * Backport of [AArch64] Simplify patterns for sshr_n_[us]64 intrinsic * Backport of [AArch64] Simplify+improve patterns for ushr(d?)_n_u64 intrinsic * Backport of [AArch32] Fix reservation pattern in cortex-a9-neon.md * Backport of [AArch64] Don't disparage add/sub in SIMD registers * Backport of [AArch64] Add SIMD-reg variants of logical operators and/ior/xor/not * Backport of [AArch64] Fix XOR_one_cmpl pattern; add SIMD-reg variants for BIC,ORN,EON * Backport of [AArch32] Use Cortex-A17 tuning parameters for Cortex-A12 * Backport of [AArch32] Make CLZ_DEFINED_VALUE_AT_ZERO and CTZ_DEFINED_VALUE_AT_ZERO return 2. * Backport of [AArch32] Minor optimization on thumb2 tail call * Backport of [AArch64] Update APM/XGene-1 * Backport of [AArch64] Add a new scheduling description for the ARM Cortex-A57 processor * Backport of [AArch64] Fix PR 64263: Do not try to split constants when destination is SIMD reg * Backport of [AArch64] Add support for -mcpu=cortex-a72 This snapshot tarball is available on: http://snapshots.linaro.org/components/toolchain/gcc-linaro/4.9-2015.04 Feedback and Support Subscribe to the important Linaro mailing lists and join our IRC channels to stay on top of Linaro development. ** Linaro Toolchain Development "mailing list": http://lists.linaro.org/mailman/listinfo/linaro-toolchain ** Linaro Toolchain IRC channel on irc.freenode.net at @#linaro-tcwg@ * Bug reports should be filed in bugzilla against GCC product: http://bugs.linaro.org/enter_bug.cgi?product=GCC * Interested in commercial support? inquire at "Linaro support": mailto:support@linaro.org [1] Stable source package releases are defined as releases where the full Linaro Toolchain validation plan is executed. [2] Source package snapshots are defined when the compiler is only put through unit-testing and full validation is not performed.

10 years, 12 months

1
0
0 0

502 connecting to abe.tcwglab.linaro.org

by Christopher Covington

Hi, We've had trouble using ABE recently. abe$ ./abe.sh --target aarch64-linux-gnu NOTE: Downloading md5sums to abe/snapshots RUN: /usr/bin/wget --timeout=10 --tries=2 --directory-prefix=abe/snapshots/ http://abe.tcwglab.linaro.org/snapshots/md5sums --2015-04-21 16:02:33-- http://abe.tcwglab.linaro.org/snapshots/md5sums Resolving abe.tcwglab.linaro.org (abe.tcwglab.linaro.org)... 81.128.185.43 Connecting to abe.tcwglab.linaro.org (abe.tcwglab.linaro.org)|81.128.185.43|:80... connected. HTTP request sent, awaiting response... 502 cannotconnect 2015-04-21 16:02:42 ERROR 502: cannotconnect. Thanks, Chris -- Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project

10 years, 12 months

4
3
0 0

[ACTIVITY] 27 April - 1 May 2015

by Omair Javaid

== Progress == LLDB development -- Wrote hardware breakpoint handlers for NativeLinuxRegisterContext ARM [2/10] [TCWG-770] -- Debugging for issues and code cleanup AArch64 LLDB watchpoint support [2/10] [TCWG-771] -- Fix, test, debug, cleanup and patch re-submission. [1/10] -- Resubmitted, update and commited ARM SysV ABI implementation. [TCWG-643] -- Resubmitted, update and commit AArch64 SysV ABI implementation. [TCWG-715] -- Setting up android test environment [TCWG-651] GDB development [1/10] [TCWG-677] -- Clean-up arm-linux record replay test cases Miscellaneous [2/10] -- Meetings, emails, discussions etc. -- Toolchain Sprint travel bookings and visa application preparation. Public Holiday [2/10] -- Friday 1st May 2015 (Labor Day) == Plan == LLDB development -- Complete work on AArch64 watchpoints and hardware breakpoints -- Hopefully submit ARM watchpoint work may be later in the week. -- Figure out android development Miscellaneous -- Complete and submit France visa application GDB development -- Gather ARM/AArch64 record-replay testsuite work and submit patches for yao.

10 years, 12 months

1
0
0 0

[ACTIVITY] April 27th-May 1st

by Christophe Lyon

* Short week: Friday public holiday == Progress == * Linaro-GCC 4.8-2015.04 - prepared fsf-4.8 branch merge - some problems with validation infra * GCC trunk - Committed cleanup patch for Neon intrinsics tests * Validation - learnt how to create jobs for ci.linaro.org * Misc - meetings, conf-calls, emails, ... == Next == * Linaro-GCC-4.8-2015.04 * Submit remaining Neon intrinsics tests * Validation

10 years, 12 months

1
0
0 0

[ACTIVITY] Week 18

by Yvan Roux

Friday off (Labor Day) == Issue == * none == Progress == o Upstream GCC (6/8) * [TCWG-785] ARM backend insn cleanup - Addressed comments after submission - Committed at rev 22528 * [TCWG-762] - GCC Maintenance - PR64208 (iWMMXT LRA bug): Updated submission thread after validation ended. - PR65924 (ICE on arm-none-eabi): Fixed and committed at rev. 22572 o 2015.01 and 2015.04 re-spin (_/_) * Prepared GCC patch that adds flags for Cortex-a53 erratum #843419 * Tagged and re-spun 2014.01 with the erratum fix * Start 2015.04 re-spin o Misc (2/10) * Various meetings * Continue GCC git repository branches cleanup == Plan == - Finish 2015.04 re-spin - Continue upstream pending work

10 years, 12 months

1
0
0 0

[Weekly] 27 APR-01 MAY 2015

by Michael Collison

* Absence (illness) (9/10) * Misc (1/10) - Conference calls == Next week == - Unsure due to computer related injury

11 years

1
0
0 0

27 April -- 01 May 2015

by Kugan

- Public holiday (2/10) == Progress == * Upstream GCC (3/10) - TCWG-796 Zero/sign extension elimination with vrp. - TCWG-555 posted patch for compiler pass to widen computation to back-end promoted mode * IRA (4/10) - Looked at https://bugs.linaro.org/show_bug.cgi?id=540 (TCWG-773 Median of three has unneeded register moves) * Misc (1/10) - gcc-patches, gcc-bugs list - Meetings == Plan == - Continue with gcc stage1 activities - Look at register allocation

11 years

1
0
0 0

[ACTIVITY] Week 18

by Prathamesh Kulkarni

== This week == * TCWG-619 (8/10) PR65858 - workaround: add explicit casts in the file cld_generated_cjk_uni_prop_80.cc - created reduced test case: http://pastebin.com/WJvKRjn2 - commit r222249 introduced the issue - patch submitted upstream: https://gcc.gnu.org/ml/gcc-patches/2015-04/msg02063.html - Paolo Carlini pointed out it doesn't work with -w option, instead of testing on warn_narrowing flag, he modified it to check on pedwarn()'s return value, which covers up for both -Wno-narrowing and -w, and committed with this modification (r222700). PR65837 - patch to lto-wrapper rejected. - Another hack to pass driver's argv to lto-wrapper via another environment variable COLLECT_GCC_OPTIONS_DRIVER rejected by Richard. - Ramana and Richard pointed out the proper fix would be to handle target attributes in ARM backend. - I could try extending Christian Bruel's target attribute patches for fpu options after they're checked in which would then fix the PR. chromium LTO build - Many instances of same error message during LINK chrome: chrome.ltrans0.s:18399164: Error: Thumb2 branch out of range chrome.ltrans0.s:9671243: Error: branch out of range works fine for non-lto. A similar issue, occurred for v8 LTO build - PR65778, but it was marked resolved invalid. - chromium builds with LTO for chrome component. - ld.bfd segfault while building chromium with LTO not reproducible with master. - non-LTO build undefined reference to libattr1 functions not reproducible with ld.bfd master. This probably was sysroot/libc issue than issue with ld.bfd. * PR49551 (2/10) - reverting r221297 reproduces the ICE - tried to fix with following patch: http://pastebin.com/knuWeY0C - fixes the ICE but following regressions observed on arm-linux-gnueabihf: http://pastebin.com/E1zLtq8s == Issues == - Can't login to cards.linaro.org (was able to before). I get error - "You do not have permission to login". == Next Week == - Investigate testsuite failures for PR49551 - Selectively enable LTO on components in chromium. - exams preparation

11 years

1
0
0 0

[ACTIVITY]

by Renato Golin

== Progress == * Automation Framework (CARD-1378 2/10) - Interface with the lab/system teams (plan, schedule) - Saving the bridge's image into an SD card * Maintenance (CARD-1833 6/10) - Unifying target parser (PR20787 / D9435) * Background (2/10) - Code review, meetings, discussions, etc. - Sync with Adhemerval == Plan == * Continue target description changes (Clang part)

11 years

1
0
0 0

[Activity] 27 April 2015 -- 01 May 2015

by Yao Qi

* Half day leave on Thu, [1/10]. # Progress # * arm/aarch64 gdb bug fixing. [3/10] ** TCWG-765, fails in gdb.base/coredump-filter.exp. No progress, as no one reviews the patch. ** TCWG-672, fails in gdb.base/relativedebug.exp, fixed. ** TCWG-567, fails in gdb.base/break-idempotent.exp, fixed. ** TCWG-767, Propose to disable target-side evaluation of breakpoint condition for software single step targets. Patch is posted. * TCWG-805, aarch64 gdb multi-arch support, [2/10] * TCWG-729, investigate GDB multi-target support, [2/10] * TCWG-757, upstream patch review, [1/10] * Misc [1/10] ** Meeting, ** Fill online forms for France visa application, ** Book travel to Grenoble. # Plan # * Public holiday on Monday. * TCWG-805, aarch64 gdb multi-arch support, * TCWG-729, investigate GDB multi-target support, * other arm/aarch64 gdb test fails fixing. -- Yao

11 years

1
0
0 0

[Weekly] 20-24 APR 2015

by Michael Collison

* Backports (4/10) - Local backports completed - 218531 - Fix ICE at -O0 on vld1_lane intrinsics (and dependencies listed below) - 212756 - [AArch64] Implement vfma_f64, vmla_f64, vfms_f64, vmls_f64 intrinsics. - 215180 - [AArch64] Simplify vreinterpret for float64x1_t using casts. - 217662 - [1/3] Replace __builtin_aarch64_createv1df with a cast, cleanup - 217665 - [2/3] Extend aarch64_simd_vec_set pattern, replace asm for vld1_lane - 217705 - Replace temporary assembler for vld1_dup * Illness (5/10) * Misc (1/10) - Conference calls == Next week == - Backports for June release

11 years

1
0
0 0

[ACTIVITY] 20th - 24th April

by Bernie Ogden

benchmark automation - TCWG-360 [3/10] * Shifted more generic patches from backport branch to review * One complete run of backport benchmarking before lab went down Misc [7/10] * Most of this (4 or 5 tenths) is reaction to lab downtime =Plan= Benchmarking test suite Fish out, finish off thoughts about benchmark access control NB Next Monday (4th May) is a public holiday in UK

11 years

1
0
0 0

[ACTIVITY] 20 - 24 April 2015

by Omair Javaid

== Progress == LLDB development -- Debugging test code for hardware breakpoint/watchpoint issues on chromebook for ARM LLDB support [4/10] [TCWG-770] -- Wrote native process linux helpers for arm and aarch64 hardware breakpoints [2/10] [TCWG-770] [TCWG-771] -- Fix, test, debug, cleanup and patch re-submission. [3/10] -- LLDB ARM SysV ABI implementation. [TCWG-643] -- LLDB AArch64 SysV ABI implementation. [TCWG-715] -- Native process linux bug fixes [TCWG-651] Miscellaneous [1/10] -- Upstream reviews -- Meetings, emails, discussions etc. == Plan == LLDB development -- At least submit lldb arm hardware breakpoint native process linux helper functions -- Resubmit register read/write bug fix after changes -- Resubmit LLDB ARM SysV ABI implementation. -- Resubmit LLDB AArch64 SysV ABI implementation. -- Bug fixing, patch reviews etc

11 years

1
0
0 0

[Activity] Week 17

by Prathamesh Kulkarni

== This Week == * TCWG-619: * abe sysroot/libc issue While building chromium with development build of toolchain on arm-linux-gnueabihf, I get the following error: undefined reference to clock_gettime() Builds fine with release toolchain build. Symlinking libc in toolchain install directory to sysroots/arm-linux-gnueabihf appears to work (which is what --tarbin did). * PR65778 - v8 fails to build with LTO - Resolved Invalid * PR65837 - target specific builtin not available - created a reduced test case - There's a weird issue: looks like for lto1, translation unit command line options, precede the default ones rather than overriding them. Assume test.c contains a neon intrinsic: arm-linux-gnueabihf-gcc -flto -c test.c -mfpu=neon arm-linux-gnueabihf-gcc -flto test.o results in target specific builtin not available, because both -mfpu=neon and -mfpu=vfpv3-d16 is passed and -mfpu=vfpv3-d16 overrides earlier -mfpu=neon Passing -mfpu=neon at link time correctly overrides -mfpu=vfpv3-d16. * PR6778 - ICE in varpool_node::get_constructor. - Looks like PR65776 appears due to same issue as well. - It appears error_mark_node gets streamed that causes ICE. - Triage went wrong, thought it was an error in typeck2.c:check_narrowing(). * PR49551 - The C front-end c/c-decl.c:merge_decls still incorrectly marks the variable as 'common' for the test-case: int x = 5; int x; However it's not reproducible anymore on trunk (maybe latent?) - I have an untested patch that resolves the issue in merge_decls(). * Issues - abe built native gcc on x8_64-unknown-linux-gnu fails to build code when passed -m32 option (bug 1508). * Misc - exams on 20th and 24th april. * Next week - Continue working on PR65837, PR65778 - Test patch for PR49551

11 years

1
1
0 0

[ACTIVITY] Week 17

by Yvan Roux

== Issue == * none == Progress == o Upstream GCC (8/10) * [TCWG-785] ARM backend insn cleanup - Validate and re-worked the patch - About to be submitted upstream * [TCWG-762] - GCC Maintenance - PR64208 (iWMMXT LRA bug): Found hardware to validate the fix (Thanks Riku :) Validation ongoing * Lot of time wasted due to lab compromisation o Misc (2/10) * Various meetings * GCC git repository branches cleanup == Plan == - Continue cleaning GCC git repo to prepare our migration - Continue upstream pending work

11 years

1
0
0 0

[ACTIVITY] 20th - 24th April

by Kugan

== Progress == * Upstream GCC (9/10) - TCWG-780 - Improve register allocation for aarch64_*_sisd_or_int<mode>3 patterns. - TCWG-486 - Optimize Constant Uses in Loops. Posted the arm part of the patch that addresses review comments after full testing. Waiting for the cprop review. - TCWG-796 Zero/sign extension elimination with vrp. Posted the new set of patches for review. Looking at the testcases H.J.L. pointed me to. - TCWG-779 Vector rtx costs for AArch64. Posted the patch that addresses review comments after full testing. * Misc (1/10) - gcc-patches, gcc-bugs list - Meetings == Plan == - Continue with gcc stage1 activities - Monday public holiday

11 years

1
0
0 0

20 April 2015 -- 24 April 2015

by Yao Qi

# Progress # * arm/aarch64 gdb bug fixing. [5/10] ** PR 18208 (TCWG-765) fails in gdb.base/coredump-filter.exp. Workaround tricky quote issue with dejagnu/tcl/ssh/bash. A RFC is posted out. ** Fails in gdb.base/relativedebug.exp (TCWG-672), patch is posted out review. ** Fails in gdb.base/break-idempotent.exp. Skip some tests in it which require more than one HW watchpoint registers, while arm-linux only has one. Patch is posted out. ** TCWG-793, do experiment with showing LSB of address in thumb mode inside GDB, in order to align with MIPS(microMIPS/MIPS16). It needs more work than expected, and even out the scope of GDB. It is paused. * FSF GDB patch review. [4/10] ** Review "all stop on top of non stop" V3, done. ** Review "memory-mapped register browsing" patch. Requested more information from the author. * Misc, meeting. [1/10] # Plan # * Fix test fails for arm and aarch64 gdb. * Continue my HW watchpoint resource counting patches once linaro boxes are online. These boxes don't have HW watchpoint support, and GDB doesn't handle this case well. * Upstream patches review. -- Yao Qi

11 years

1
0
0 0

[ACTIVITY] 13 - 17 April 2015

by Omair Javaid

== Progress == LLDB development -- Some progress on hardware watchpoint support for lldb arm linux. [1/10] [TCWG-770] -- Some progress on hardware watchpoint support for lldb aarch64 linux. [1/10] [TCWG-771] -- LLDB ARM SysV ABI implementation. [4/10] [TCWG-643] - Testing and updates with upstream suggestion - Figuring out a method to handle thumb functions unwind information. -- LLDB ARM: Bug fixes. [3/10] [TCWG-651] Miscellaneous [1/10] -- Upstream reviews -- Meetings, emails, discussions etc. == Plan == LLDB development -- Progress towards hardware watchpoint support for lldb arm linux. -- Progress towards hardware watchpoint support for lldb aarch64 linux. -- Bug fixing, patch reviews etc

11 years

1
0
0 0

Build u-boot using Linaro toolchain

by Joel (Xi Zhou) Zhou

Hi all, I have built our customized u-boot (u-boot-2012.10-rc3), with two Linaro toolchain, but have no luck with the latest toolchain. The u-boot built with gcc-linaro-arm-none-eabi-4.9-2014.09_linux can boot on the development board. This toolchain was pre-built toolchain from Linaro, built with crosstool-NG. The version is gcc version 4.9.2 20140904 (prerelease) (crosstool-NG linaro-1.13.1-4.9-2014.09 - Linaro GCC 4.9-2014.09) With the same u-boot source, the binary built with the Linaro gcc 4.9 2015.04 hang on the same board. The 2nd toolchain was compiled locally on RHEL6, built with ABE tool. We build it locally to avoid "GLIBC_2.14 not found" issue on the pre-built toolchain. The version is gcc version 4.9.3 20150413 (prerelease) (Linaro GCC 2015.04) Does anyone have an idea what happen? Is it a regression bug in gcc4.9? Thanks, Joel -------------------------------------------------------- [joelz@ldt-joelz]:$ /projects/broadcom-linux/shared/toolchains/gcc-linaro-arm-none-eabi-4.9-2014.09_linux/bin/arm-none-eabi-gcc -v Using built-in specs. COLLECT_GCC=/projects/broadcom-linux/shared/toolchains/gcc-linaro-arm-none-eabi-4.9-2014.09_linux/bin/arm-none-eabi-gcc COLLECT_LTO_WRAPPER=/projects/broadcom-linux/shared/toolchains/gcc-linaro-arm-none-eabi-4.9-2014.09_linux/bin/../libexec/gcc/arm-none-eabi/4.9.2/lto-wrapper Target: arm-none-eabi Configured with: /cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/.build/src/gcc-linaro-4.9-2014.09/configure --build=i686-build_pc-linux-gnu --host=i686-build_pc-linux-gnu --target=arm-none-eabi --prefix=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/install --with-local-prefix=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/install/arm-none-eabi --without-headers --with-newlib --enable-threads=no --disable-shared --with-pkgversion='crosstool-NG linaro-1.13.1-4.9-2014.09 - Linaro GCC 4.9-2014.09' --with-bugurl=https://bugs.launchpad.net/gcc-linaro --disable-__cxa_atexit --with-gmp=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/.build/arm-none-eabi/build/static --with-mpfr=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/.build/arm-none-eabi/build/static --with-mpc=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/.build/arm-none-eabi/build/static --with-isl=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/.build/arm-none-eabi/build/static --with-cloog=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/.build/arm-none-eabi/build/static --with-libelf=/cbuild/slaves/oorts/crosstool-ng/builds/arm-none-eabi-linux/.build/arm-none-eabi/build/static --enable-lto --enable-linker-build-id --enable-libmudflap --disable-libgomp --enable-libssp --disable-libstdcxx-pch --enable-multilib --enable-languages=c,c++,fortran --with-multilib-list=aprofile Thread model: single gcc version 4.9.2 20140904 (prerelease) (crosstool-NG linaro-1.13.1-4.9-2014.09 - Linaro GCC 4.9-2014.09) --------------------------------------------- [joelz@ldt-joelz]:$ /projects/toolchains/gcc-4.9-rhel6-local-build/bin/arm-linux-gnueabi-gcc -v Using built-in specs. COLLECT_GCC=/projects/toolchains/gcc-4.9-rhel6-local-build/bin/arm-linux-gnueabi-gcc COLLECT_LTO_WRAPPER=/projects/toolchains/abe/_build/builds/destdir/x86_64-unknown-linux-gnu/libexec/gcc/arm-linux-gnueabi/4.9.3/lto-wrapper Target: arm-linux-gnueabi Configured with: '/projects/toolchains/abe/_build/snapshots/gcc.git~linaro-4.9-branch/configure' SHELL=/bin/sh --with-bugurl=https://bugs.linaro.org --with-mpc=/projects/toolchains/abe/_build/builds/destdir/x86_64-unknown-linux-gnu --with-mpfr=/projects/toolchains/abe/_build/builds/destdir/x86_64-unknown-linux-gnu --with-gmp=/projects/toolchains/abe/_build/builds/destdir/x86_64-unknown-linux-gnu --with-gnu-as --with-gnu-ld --disable-libstdcxx-pch --disable-libmudflap --with-cloog=no --with-ppl=no --with-isl=no --disable-nls --enable-multiarch --disable-multilib --enable-c99 --with-tune=cortex-a9 --with-arch=armv7-a --with-fpu=vfpv3-d16 --with-float=softfp --with-mode=thumb --with-build-sysroot=/projects/toolchains/abe/_build/sysroots/arm-linux-gnueabi --enable-lto --enable-linker-build-id --enable-long-long --enable-shared --with-sysroot=/projects/toolchains/abe/_build/builds/sysroot-arm-linux-gnueabi --enable-languages=c,c++,fortran,lto --enable-fix-cortex-a53-835769 --enable-checking=yes --disable-bootstrap --with-bugurl=https://bugs.linaro.org --with-pkgversion='Linaro GCC 2015.04' --build=x86_64-unknown-linux-gnu --host=x86_64-unknown-linux-gnu --target=arm-linux-gnueabi --prefix=/projects/toolchains/abe/_build/builds/destdir/x86_64-unknown-linux-gnu Thread model: posix gcc version 4.9.3 20150413 (prerelease) (Linaro GCC 2015.04)

11 years

3
2
0 0

toolchain folders and content

by Robert Schwarz

Hi, I am using the linaro tolchain to create a root-filesystem for an embedded Linux system. I would like to copy the essential include files and libraries(libc) from the toolchain to the rootFS of the embedded system. Is there any explanation of the folder structure of the toolchain so I know which folder to copy? How do I know which files to copy and where those files are located in the toolchain? Thanks, Robert

11 years

3
2
0 0

Linaro Toolchain Product Release Process Changes (Effective 2015.04)

by Ryan Arnold

Hello, In an effort to provide a longer quality control window for quarterly releases the Linaro Toolchain Working Group will be making some changes to the release process starting with the forthcoming 2015.04 products. Little will change for the consumers of TCWG products. The current monthly source release of the 'stable' Linaro GCC source archives posted to releases.linaro.org will move to snapshots.linaro.org and will be designated 'monthly snapshots'. The exact location will be announced when the 2015.04 Toolchain component source archive release notes are posted to this mailing list. These monthly snapshots will continue to have branch merges, performance fixes, security fixes, and correctness fixes applied on a monthly basis. They will also continue to have validation across a variety of common ARM targets performed (per backport) against them. TCWG will introduce the concept of a 'release candidate source archive' and 'release candidate binary toolchain archive' six weeks before the projected release date of the Quarterly Binary Toolchain Release. For example, the 2015.05 Quarterly Binary Toolchain and Quarterly Source Archive will be based upon the 2015.04 source archive snapshot. Release candidate source and binary archives will be posted to snapshots.linaro.org. This release candidate will receive the scrutiny of internal and external stakeholders for six weeks and give an opportunity to evaluate the forth-coming Quarterly Binary Toolchain Archive and Source Archive Release. Problems found with the release candidates will result in the availability of incremental release candidate archives. The official quarterly release will be posted to releases.linaro.org. Please direct any questions or concerns to this mailing list or to me directly. -- Ryan S. Arnold Linaro Toolchain Working Group - Engineering Manager www.linaro.org

11 years

3
4
0 0

[ACTIVITY] 13th - 17th April

by Kugan

== Progress == * Upstream GCC (7/10) - Rebased and posted/prepared patches for gcc stage1 for the following - TCWG-780 - Improve register allocation for aarch64_*_sisd_or_int<mode>3 patterns - TCWG-779 - Improve codegen for vld2q_f32 and vst2q_f32 - TCWG-486 - Optimize Constant Uses in Loops - Zero/sign extension elimination with vrp - Vector rtx costs for AArch64 * Misc (1/10) - gcc-patches, gcc-bugs list - Meetings == Plan == Continue with gcc stage1 activities

11 years

1
0
0 0

[ACTIVITY] Week 16

by Yvan Roux

== Issue == * none == Progress == o Upstream GCC (7/10) * [TCWG-762] - GCC Maintenance - PR65648 (ARMv6 IRA clobbering issue): Addressed upstream comment - Committed - PR65729 (LRA ICE on arm-linux-gnueabhif): Committed - Fixed testcase for some targets. * [TCWG-785] ARM backend insn cleanup - More cleanup related to type attribute - Analyzing impact on the scheduling (pipeline description) o Linaro GCC Releases (2/10) * [TCWG-702] Merge FSF 4.9 branch * [TCWG-787] Releases new version numbering * [TCWG-703] Snapshot notes for 2015.04 o Misc (1/10) * Various meetings == Plan == - Continue TCWG-785

11 years

1
0
0 0

[ACTIVITY] 13th - 17th April

by Bernie Ogden

Benchmark automation - TCWG-360 [5/10] * Flushed the rest of the easy stuff from my 'small fixups' to my 'staging' branch * Started rolling generic patches from my backport-benchmark branch into gerrit * Prodded at the prototype backport-benchmark job until the pieces worked ** Ran out of time to try an end-to-end run * Thought a little about permissions for access to source/results * Use of nc.traditional appears to have introduced a race condition catomics - TCWG-436 [2/10] * Tried a run on A15 - same story as A57, good improvement on g8 libc ubenchmark that doesn't translate into SPEC subset * Performance counting the ubenchmark suggests variation around cache accesses on the catomic vs not-catomic code, didn't have any time to think about what, if anything, this means Misc [3/10] * Featuring an unusual level of ARM interruption * Especially concerns about change from multiarch to non-multiarch sysroot in binary releases =Plan= Confirm backport benchmarking working, roll remaining generic patches into gerrit Investigate the nc.traditional race Add a retry loop around LAVA boot (occasionally see LAVA-fail here) Create unit tests Follow up on (non-)multiarch sysroot issue

11 years

1
0
0 0

[ACTIVITY] 13th Apr - 17th April.

by Venkataramanan Kumar

=== Progress === * Get TSAN building for Aarch64 on 42-bit VMA systems. (4/10) (-pie mode only) Expected Passes : 253 Expected Failures : 2 Unsupported Tests : 1 Unexpected Failures: 13 The failures are categorized into three types. (1) setjmp and longjmp implementation in assembly needs to written for Aarch64 . ThreadSanitizer :: longjmp.cc ThreadSanitizer :: longjmp2.cc ThreadSanitizer :: longjmp3.cc ThreadSanitizer :: longjmp4.cc ThreadSanitizer :: signal_longjmp.cc (2) FATAL: ThreadSanitizer: failed to intercept pthread_cond_init. I need to debug and see why this happens. ThreadSanitizer :: bench_mutex.cc ThreadSanitizer :: cond.c ThreadSanitizer :: cond_cancel.c ThreadSanitizer :: cond_race.cc ThreadSanitizer :: cond_version.c ThreadSanitizer-Unit :: rtl/TsanRtlTest/Posix.CondBasic (3) TLS descriptions ThreadDescriptorSize (), GetTls () and ThreadSelf () defintions are needed for aarch64. tls_race.cc tls_race2.cc Some ptrace defintions are needed PTRACE_GETREGS, PTRACE_SETREGS PTRACE_GETFPREGS, PTRACE_SETFPREGS for sanitizer, but they are not implemented for Aarch64. I am planning to switch off that code in TSAN. * ASAN/TSAN documentation. ASAN documentation complete. TSAN in progress. (4/10) * Emails, meetings. (2/10) * Linaro 1-1 with christophe, Ryan. * AMD meetings/event, 1-1 with AMD manager, status meeting. * GCC mailing list. ===Plan === Complete TSAN documentation. Analyze remaining failures for TSAN. Push LLVM tree to git.linaro.org for handover.

11 years

1
0
0 0

2026

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

linaro-toolchain