- linaro-toolchain - lists.linaro.org

[ACTIVITY] 2 weeks ending 19 Apr 2020

by Richard Henderson

Short weeks around Easter. [VIRT-349 # QEMU SVE2 Support ] Lots of progress on insn implementation. Several patches from Stephen Long merged. He's coming up to speed nicely. Some good review from Laurent Desnogues. Spent some time writing a version of strspn for Arm optimized-routines, as a way of testing the NMATCH instruction. Found bugs in the tcg optimizer instead. Still in the process of rebasing the branch upon those fixes, and upon patch review from Peter. [VIRT-327 # Richard's upstream QEMU work ] Couple of patches for 5.0. [GCC] Posted v4 of aarch64 cmpti patch set. r~

5 years, 4 months

1
0
0 0

[ACTIVITY] week ending Apr. 19 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> VirtIO RPMB ([VIRT-371]) - started work on [vhost-user backend for rpmb] - have the basic vhost-user loop created, still need to plumb into QEMU - will be able to experiment with [VIRT-402] minimal profile once running [VIRT-371] <https://projects.linaro.org/browse/VIRT-371> [vhost-user backend for rpmb] <https://github.com/stsquad/qemu/tree/vhost-user-rpmb> [VIRT-402] <https://projects.linaro.org/browse/VIRT-402> VirtiIO blogpost ([LBO-2]) - wrote up history of VirtIO up to standardisation - still TODO new work and architectures [LBO-2] <https://projects.linaro.org/browse/LBO-2> slides with virtio architectures for Victor Upstream Work ([VIRT-109]) ========================== - posted [PULL for 5.0-rc3 0/8] a few small fixes (docker, user, pie and gdbstub) Message-Id: <20200415104211.9388-1-alex.bennee(a)linaro.org> [VIRT-109] <https://projects.linaro.org/browse/VIRT-109> Other ===== - preparation work and GSoC candidate interviews [my QEMU developer guide] <https://people.linaro.org/~alex.bennee/org/presentations/qemu-developer-gui…> Absences ======== - Home-schooling in mornings Current Review Queue ==================== * [RFC][PATCH v2 0/3] IVSHMEM version 2 device for QEMU Message-Id: <cover.1578407802.git.jan.kiszka(a)siemens.com> Added: <2020-04-09 Thu> * [PATCH v6 00/36] Initial support for multi-process qemu Message-Id: <cover.1586165555.git.elena.ufimtseva(a)oracle.com> Added: <2020-04-06 Mon> * [PATCH v4 00/10] tests/vm: Add support for aarch64 VMs Message-Id: <20200312142728.12285-1-robert.foley(a)linaro.org> Added: <2020-03-27 Fri> -- Alex Bennée

5 years, 4 months

1
0
0 0

[ACTIVITY] report week ending 17 Apr

by Peter Maydell

(short week, 3 days) Progress: * VIRT-65 [QEMU upstream maintainership] - getting rc3 out of the door, including sorting out some last minute bug fixes. As usual, we hope not to need an rc4 but I expect we will. - code review; a two-day blitz has got my to-review queue down to a slightly more manageable size... + rth's series refactoring SVE load/store implementation + Guenter's i.MX watchdog support series + brief pass over raspi USB host controller emulation series + patch adding /secure-chosen/kaslr-seed to the virt dtb + the Greensocs/Xilinx clock framework patchset [including doing an editing pass on the docs] thanks -- PMM

5 years, 4 months

1
0
0 0

How to use 'runtime-linaro-...' and 'sysroot-linaro-...' archives ?

by Константин Аладышев

Hello! I know, this is probably a very stupid question, but I couldn't find an answer for it. On the page https://releases.linaro.org/components/toolchain/binaries/latest-5/arm-linu… there are 3 major download components: gcc/sysroot/runtime. I download 'gcc', add 'gcc-linaro-.../bin' to my PATH and cross compile my apps. On my target system, I need 'libc', and it is present in the 'sysroot-linaro-...'. Do I need to copy all of the contents of 'sysroot-linaro-...' folder to my target? 'linaro-sysroot' folder is kinda big. 'libc.so' library is 13MB. If there is a way to decrease its size, if I want to use Linaro compiled programs on an embedded target? And what is a purpose of 'runtime-linaro-..." component?

5 years, 4 months

2
1
0 0

How to use 'runtime-linaro-...' and 'sysroot-linaro-...' archives ?

by Konstantin Aladyshev

Hello! I know, this is probably a very stupid question, but I couldn't find an answer for it. On the page https://releases.linaro.org/components/toolchain/binaries/latest-5/arm-linu… there are 3 major download components: gcc/sysroot/runtime. I download 'gcc', add 'gcc-linaro-.../bin' to my PATH and cross compile my apps. On my target system, I need 'libc', and it is present in the 'sysroot-linaro-...'. Do I need to copy all of the contents of 'sysroot-linaro-...' folder to my target? 'linaro-sysroot' folder is kinda big. 'libc.so' library is 13MB. If there is a way to decrease its size, if I want to use Linaro compiled programs on an embedded target? And what is a purpose of 'runtime-linaro-..." component?

5 years, 4 months

1
0
0 0

[ACTIVITY] 6 - 10 April 2020

by Prathamesh Kulkarni

== This Week == * LLVM-611 (tune heuristic to lower blx): Working on feedback. * GNU-659: Doing benchmarking experiments * Public holiday - One day off == Next Week == - Continue with LLVM-611 and GNU-659

5 years, 4 months

1
0
0 0

[ACTIVITY] 6-10 April 2020

by Christophe Lyon

== Progress == * GCC upstream validation: - reported a couple of failures/regressions * GCC: - comparing testsuite results for cortex-m3 and cortex-m33 with cortex-a9 to check what cortex-M problem there are. Updated cmse-15.c test. Analyzing / bisecting other failures. - Sent fixes to MVE tests to avoid failures on arm-linux-gnueabi toolchains - Updated a few bugzilla entries about cortex-m issues * misc: - infra fixes / troubleshooting / reviews == Next == * FDPIC GDB * GCC/cortex-M

5 years, 4 months

1
0
0 0

Disk full on linaro-tk1-06 (buildbot failure in LLVM on clang-cmake-armv7-full)

by Ilya Leoshkevich

Hi, clang-cmake-armv7-full fails with "No space left on device", e.g.: http://lab.llvm.org:8011/builders/clang-cmake-armv7-full/builds/9808/steps/… > The Buildbot has detected a new failure on builder clang-cmake-armv7- full while building llvm. > Full details are available at: > http://lab.llvm.org:8011/builders/clang-cmake-armv7-full/builds/9808 > > Buildbot URL: http://lab.llvm.org:8011/ > > Buildslave for this Build: linaro-tk1-06 > > Build Reason: scheduler > Build Source Stamp: [branch master] 3bc439bdff8bb5518098bd9ef52c56ac071276bc > Blamelist: Ilya Leoshkevich <iii(a)linux.ibm.com> > > BUILD FAILED: failed Checkout test-suite > > sincerely, > -The Buildbot Could someone please take a look? Best regards, Ilya

5 years, 4 months

2
1
0 0

[ACTIVITY] week ending Apr. 12 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> slides with virtio architectures for Victor an overview blogpost for Ebba - started drafting a blog post Upstream Work ([VIRT-109]) ========================== - posted [PULL for 5.0-rc2 00/13] various fixes Message-Id: <20200407155118.20139-1-alex.bennee(a)linaro.org> - a bit of launchpad triage for release - posted [PATCH for 5.0-rc3 v1 00/11] more random fixes Message-Id: <20200409211529.5269-1-alex.bennee(a)linaro.org> [VIRT-109] <https://projects.linaro.org/browse/VIRT-109> Other ===== - updated [my QEMU developer guide] for team workshop [my QEMU developer guide] <https://people.linaro.org/~alex.bennee/org/presentations/qemu-developer-gui…> Absences ======== - Easter Weekend (bank holidays) Current Review Queue ==================== * [RFC][PATCH v2 0/3] IVSHMEM version 2 device for QEMU Message-Id: <cover.1578407802.git.jan.kiszka(a)siemens.com> Added: <2020-04-09 Thu> * [PATCH v6 00/36] Initial support for multi-process qemu Message-Id: <cover.1586165555.git.elena.ufimtseva(a)oracle.com> Added: <2020-04-06 Mon> * [PATCH v4 00/10] tests/vm: Add support for aarch64 VMs Message-Id: <20200312142728.12285-1-robert.foley(a)linaro.org> Added: <2020-03-27 Fri> * [PATCH v8 00/74] per-CPU locks Message-Id: <20200326193156.4322-1-robert.foley(a)linaro.org> Added: <2020-03-27 Fri> -- Alex Bennée

5 years, 4 months

1
0
0 0

[ACTIVITY] report week ending 9 Apr

by Peter Maydell

(short week, 4 days) Progress: * VIRT-364 [QEMU support for ARMv8.1-M extensions] - Still working through the Neon decoder refactoring. Finished loads-and-stores and am now on the 2000-line function that handles data-processing insns... thanks -- PMM

5 years, 4 months

1
0
0 0

Failing libcxx-libcxxabi-libunwind bots

by Louis Dionne

Hi, It looks like several bots assigned to you started failing after e6a39f00e8d0 was committed: http://lab.llvm.org:8011/builders/libcxx-libcxxabi-libunwind-armv8-linux-no… http://lab.llvm.org:8011/builders/libcxx-libcxxabi-libunwind-armv8-linux http://lab.llvm.org:8011/builders/libcxx-libcxxabi-libunwind-aarch64-linux http://lab.llvm.org:8011/builders/libcxx-libcxxabi-libunwind-aarch64-linux-… They all fail on the test libcxx/test/libcxx/modules/stds_include.sh.cpp with the following error: <...>/libcxx/test/libcxx/modules/stds_include.sh.cpp:28:2: fatal error: file '<...>/libcxx/include/type_traits' has been modified since the module file '<TMP>/ModuleCache/1E92AHT/std-1V9DLRO.pcm' was built #include <vector> ^ <...>/libcxx/test/libcxx/modules/stds_include.sh.cpp:28:2: note: please rebuild precompiled header '<TMP>/ModuleCache/1E92AHT/std-1V9DLRO.pcm' 1 error generated. Our other bots are not failing, so I very strongly suspect this is not because of the change itself, but rather some weirdness in your bot configuration. For that reason, I will *not* revert the change (that would likely not improve the situation anyway). Can you please collaborate with us to understand and fix the issue? Thanks, Louis

5 years, 4 months

2
5
0 0

Broken libcxx-libcxxabi-libunwind bots due to Filesystem tests

by Louis Dionne

Hi, It looks like the following bots assigned to you started failing recently: http://lab.llvm.org:8011/builders/libcxx-libcxxabi-libunwind-armv7-linux http://lab.llvm.org:8011/builders/libcxx-libcxxabi-libunwind-armv7-linux-no… The failing tests are all filesystem tests: FAIL: libc++::assign.pass.cpp FAIL: libc++::path.pass.cpp FAIL: libc++::replace_filename.pass.cpp FAIL: libc++::refresh.pass.cpp FAIL: libc++::file_size.pass.cpp FAIL: libc++::file_type_obs.pass.cpp FAIL: libc++::hard_link_count.pass.cpp FAIL: libc++::last_write_time.pass.cpp FAIL: libc++::ctor.pass.cpp FAIL: libc++::ctor.pass.cpp FAIL: libc++::increment.pass.cpp FAIL: libc++::exists.pass.cpp FAIL: libc++::is_block_file.pass.cpp FAIL: libc++::is_character_file.pass.cpp FAIL: libc++::is_directory.pass.cpp FAIL: libc++::is_empty.pass.cpp FAIL: libc++::is_fifo.pass.cpp FAIL: libc++::is_other.pass.cpp FAIL: libc++::is_regular_file.pass.cpp FAIL: libc++::is_socket.pass.cpp Having seen some of these issues before, I strongly suspect this is due to the fact that your builder is running as root. Libc++'s filesystem tests are known to fail when run as root, because some of them need to check for failure to access some files for which there's no permission. This doesn't seem to work when run as root. Can you work with us to resolve this issue? Thanks, Louis

5 years, 4 months

3
5
0 0

[ACTIVITY] 30 March - 3 April 2020

by Christophe Lyon

== Progress == * GCC upstream validation: - reported a couple of failures/regressions * GCC: - comparing testsuite results for cortex-m3 and cortex-m33 with cortex-a9 to check what cortex-M problem there are. Spent a long time isolating a regression in CMSE tests. Filed PR94445 which was then quickly fixed by upstream in ICF optimization. * misc: - infra fixes / troubleshooting / reviews == Next == * FDPIC GDB * GCC/cortex-M

5 years, 4 months

1
0
0 0

[ACTIVITY] week ending 5 Apr 2020

by Richard Henderson

[VIRT-349 # QEMU SVE2 Support ] Met with Qualcomm on Friday to discuss sharing the development work, and help start bringing their new-hire, Stephen Long, up to speed on qemu. Gave Stephen generic qemu development pointers, and a simple set of SVE2 instruction on which to wet his feet. [VIRT-327 # Richard's upstream QEMU work ] Better constant propagation and allocation for TCG. Worked on probe_guest_base as a follow-up to some of the work Alex was doing wrt init_guest_space. Misc patch review for 5.0. [GCC] Posted v3 of aarch64 cmpti patch set. r~

5 years, 4 months

1
0
0 0

[ACTIVITY] 30 March - 3 April 2020

by Prathamesh Kulkarni

== This Week == * LLVM - LLVM-611 (Tune heuristic for blx): Posted upstream. - LLVM-612 (Redundant reg moves for 8-bit immediates): WIP patch * Public Holiday - one day off == Next Week == - Continue with LLVM tasks - Start looking at GNU-659

5 years, 4 months

1
0
0 0

[ACTIVITY] week ending Apr. 5 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ - minor planning work - need a few slides with virtio architectures for Victor - a overview blogpost for Ebba [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> Upstream Work ([VIRT-109]) ========================== - GSoC feedback on proposals - we have 3 students putting forward proposals for TCG cache plugin - posted [PATCH] hw/core: properly terminate loading .hex on EOF record Message-Id: <20200401193849.14017-1-alex.bennee(a)linaro.org> - posted [PATCH] target/arm: don't expose "ieee_half" via gdbstub Message-Id: <20200402143913.24005-1-alex.bennee(a)linaro.org> - posted [PATCH for 5.0 v2 00/10] A selection of sanitiser fixes Message-Id: <20200401094759.5835-1-alex.bennee(a)linaro.org> - the linux-user guest map is better targeted at next week - posted [PATCH v3 for 5.0-rc2 00/12] a selection of random fixes Message-Id: <20200403191150.863-1-alex.bennee(a)linaro.org> [VIRT-109] <https://projects.linaro.org/browse/VIRT-109> Completed Reviews [1/1] ======================= [PATCH for-5.0 v3 0/7] configure: Improve PIE and other linkage Message-Id: <20200327220353.27233-1-richard.henderson(a)linaro.org> Absences ======== - Splitting time between work and home-schooling Current Review Queue ==================== * [PATCH v4 00/10] tests/vm: Add support for aarch64 VMs Message-Id: <20200312142728.12285-1-robert.foley(a)linaro.org> Added: <2020-03-27 Fri> * [PATCH v8 00/74] per-CPU locks Message-Id: <20200326193156.4322-1-robert.foley(a)linaro.org> Added: <2020-03-27 Fri> * [virtio-dev] [RFC PATCH] virtio-iommu: Add PAGE_SIZE_MASK property Message-Id: <20200323133831.2110014-1-jean-philippe(a)linaro.org> Added: <2020-03-27 Fri> * [virtio-dev] [PATCH v2 00/10] virtio-mem: paravirtualized memory Message-Id: <20200311171422.10484-1-david(a)redhat.com> Added: <2020-03-27 Fri> -- Alex Bennée

5 years, 4 months

1
0
0 0

[ACTIVITY] report week ending 3 Apr

by Peter Maydell

Progress: * VIRT-65 [QEMU upstream maintainership] - More freeze related wrangling... * VIRT-241 [QEMU ISA Support for A-profile] - pushed the ARMv8.2-TTS2UXN patchset out to the mailing list - found and fixed a bug in our PAN support where we were making PSTATE.PAN forbid execute access, not just data access * VIRT-364 [QEMU support for ARMv8.1-M extensions] - Started on some preliminary refactoring that we'll need so we can more conveniently modify the decoder for v8.1M: converting the A32/T32 Neon decoder to use decodetree. I've done the "post-v8.0 extensions" instructions, and started on the loads-and-stores. thanks -- PMM

5 years, 4 months

1
0
0 0

TX2 + C++17 problems

by Jussi Lind

Hi, We are having some serious problems after we upgraded from C++14 to C++17 on an Jetson TX2 ARM device. Our system tests started to behave differently and fail. It seems that when our application uses a library (also developed by us) some data gets corrupted when delivered to a class constructor. For example, the .second of and std::pair<float> appears to be the .first and the .second is garbage. This is deterministic, but different tests are failing depending on the combination: library C++17/C++14 <-> application C++14/C++17. This is on Ubuntu 18.04 and gcc version 7.5.0 (Ubuntu 7.5.0-3ubuntu1~18.04). Nothing like this happens on Intel. So: ARM, C++14: OK Intel, C++14: OK ARM, C++17: FAIL Intel, C++17: OK Any ideas what could cause this? I know this is a bit vague, but this a commercial, closed-source application so I cannot yet give any other information. BR, Jussi Lind

5 years, 4 months

3
5
0 0

[ACTIVITY] week ending 29 Mar 2020

by Richard Henderson

[VIRT-349 # QEMU SVE2 Support ] Posted the first incremental patch set for review, as requested by Qualcomm. [VIRT-327 # Richard's upstream QEMU work ] Patch review, much of it 5.0 related, but also v6 of the riscv vector patch set. Revise the PIE and linkage patch set. r~

5 years, 4 months

1
0
0 0

[ACTIVITY] 23-27 March 2020

by Christophe Lyon

== Progress == * GCC upstream validation: - reported a couple of failures/regressions * GCC: - comparing testsuite results for cortex-m3 and cortex-m33 with cortex-a9 to check what cortex-M problem there are. Fixed a few testcases. Managed to use qemu-system-arm to run cortex-m33 code with CMSE features. (Thanks to Peter Maydell for the help!) * misc: - infra fixes / troubleshooting / reviews == Next == * FDPIC GDB * GCC/cortex-M

5 years, 5 months

1
0
0 0

[ACTIVITY] report week ending 27 Mar

by Peter Maydell

Progress: * VIRT-65 [QEMU upstream maintainership] - Softfreeze this week, so a lot of pull request handling, and one last small arm pullreq to put together and send out - Our Coverity Scan setup was broken (the person who usually does the builds updated his machine to a newer Fedora which broke the tool). I pulled up an old patchset I had from a year ago which scripts things so you can do a build-and-upload automatically via Docker so that we're not dependent on one person for this. This took longer than I expected as there were a bunch of things that needed fixing both in the scripting and in bits of the codebase that the tools warned about. Patch series sent. - When we did get a Coverity run through, it reported 112 new issues; spent some time going through and triaging them (lots of false positives but also lots of real bugs) and submitting patches for some of them. * VIRT-364 [QEMU support for ARMv8.1-M extensions] - sketched out the work required and created some 'story' level cards to go under the epic. Still open questions: + should we model Cortex-M55 or a more generic 'max' CPU? + what board model do we want to use? + does LITE have any guest code using v8.1M features for testing? Random notes: * my new desk chair and standing desk arrived this week (the latter still needs assembling...) so I am gradually improving the rough edges of my WFH setup. thanks -- PMM

5 years, 5 months

1
0
0 0

[ACTIVITY] week ending Mar. 29 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ - posted [RFC PATCH 0/8] some tweaks to the document build process Message-Id: <20200327103803.10460-1-alex.bennee(a)linaro.org> [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> Upstream Work ([VIRT-109]) ========================== - posted [PATCH v1 for 5.0 00/11] testing/next Message-Id: <20200323161514.23952-1-alex.bennee(a)linaro.org> - posted [PULL for 5.0-rc1 00/11] testing updates (+ one mttcg change) Message-Id: <20200325151543.32478-1-alex.bennee(a)linaro.org> - needed [PATCH] qemu/atomic.h: add #ifdef guards for stdatomic.h Message-Id: <20200326170121.13045-1-alex.bennee(a)linaro.org> - posted [PATCH for 5.0 v1 0/7] A selection of sanitiser fixes Message-Id: <20200327094945.23768-2-alex.bennee(a)linaro.org> - posted [PULL v2 for 5.0 00/12] testing updates (+ one mttcg change) Message-Id: <20200327181320.23329-1-alex.bennee(a)linaro.org> [VIRT-109] <https://projects.linaro.org/browse/VIRT-109> Completed Reviews [3/3] ======================= [PATCH-for-5.0 v2 0/4] tests/docker: Fixes for 5.0 Message-Id: <20200322120104.21267-1-philmd(a)redhat.com> - CLOSING NOTE [2020-03-23 Mon 10:00] Simple enough Added: <2020-03-22 Sun> [PATCH] qemu-user: fix build with LLVM lld 10 Message-Id: <20200327140839.GB28583@Air-de-Roger> [virtio-dev] [PATCH v3] Add virtio SCMI device specification Message-Id: <87blonas8y.fsf(a)linaro.org> Absences ======== - Splitting time between work and home-schooling Current Review Queue ==================== * [PATCH v4 00/10] tests/vm: Add support for aarch64 VMs Message-Id: <20200312142728.12285-1-robert.foley(a)linaro.org> Added: <2020-03-27 Fri> * [PATCH v8 00/74] per-CPU locks Message-Id: <20200326193156.4322-1-robert.foley(a)linaro.org> Added: <2020-03-27 Fri> * [virtio-dev] [RFC PATCH] virtio-iommu: Add PAGE_SIZE_MASK property Message-Id: <20200323133831.2110014-1-jean-philippe(a)linaro.org> Added: <2020-03-27 Fri> * [virtio-dev] [PATCH v2 00/10] virtio-mem: paravirtualized memory Message-Id: <20200311171422.10484-1-david(a)redhat.com> Added: <2020-03-27 Fri> -- Alex Bennée

5 years, 5 months

1
0
0 0

[ACTIVITY] 23 - 27 March 2020

by Diana Picus

== Progress == * Out of office 1 day * More Morello - Patch set for the 'disassemble' command in review - Working on the final part of the capability formatting == Plan == * More Morello

5 years, 5 months

1
0
0 0

[ACTIVITY] week ending 22 Mar 2020

by Richard Henderson

Progress: [VIRT-349 # QEMU SVE2 Support ] 10 of N insn groups implemented. Annoyingly, there doesn't seem to be a summary of new insns, so confirming that all of the insns have been implemented. [VIRT-327 # Richard's upstream QEMU work ] Patch review. Mostly Phil's arm --disable-tcg set. Cleanup for some of the new Coverity reports. Flush tcg patch queue. [GCC] Two revisions improving TImode comparisons for aarch64 (PR94174). https://gcc.gnu.org/pipermail/gcc-patches/2020-March/542447.html [Kernel] Follow-up on a discussion a few weeks ago re __range_ok. The gcc cmpti patch set is in support of that, but I also found a much better solution for constant sized checks. http://lists.infradead.org/pipermail/linux-arm-kernel/2020-March/719754.html r~

5 years, 5 months

1
0
0 0

[ACTIVITY] week ending Mar. 22 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ - Whole bunch of scoping work on tasks for this cycle - Briefed the TSC Strategic Meeting on work plan - Feedback on Friday call seemed positive, hopefully will get the votes [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> QEMU Tooling ([VIRT-252]) ========================= Extend gdbstub for SVE ([VIRT-281]) - posted [PATCH v1 00/28 for 5.0] testing and gdbstub Message-Id: <20200316172155.971-1-alex.bennee(a)linaro.org> - now merged and parent cards closed out including <https://projects.linaro.org/browse/VIRT-26> Upstream Work ([VIRT-109]) ========================== - posted [PATCH v1 0/5] testing updates (docker and acceptance CI tweaks) Message-Id: <20200309202318.3481-1-alex.bennee(a)linaro.org> - spent a fair time fighting with check-acceptance tests weirdness - fielded questions from potential students for GSoC cache modelling project - more time tracking down "check-acceptance" issues - posted [RFC PATCH for 5.0] configure: disable MTTCG for MIPS guests Message-Id: <20200320114522.16273-1-alex.bennee(a)linaro.org> Completed Reviews [2/2] ======================= [PATCH v10 0/3] Acceptance test: Add "boot_linux" acceptance test Message-Id: <20200317141654.29355-3-crosa(a)redhat.com> [PATCH 0/5] QEMU Gating CI Message-Id: <20200312193616.438922-5-crosa(a)redhat.com> Absences ======== - Splitting time between work and home-schooling Current Review Queue ==================== * [PATCH 0/2] thread: add lock guard macros Message-Id: <20200311123624.277221-1-stefanha(a)redhat.com> Added: <2020-03-11 Wed> * [PATCH v8 0/9] qemu-binfmt-conf.sh Message-Id: <20200307170251.GA7@dd5f6ec33fb0> Added: <2020-03-08 Sun> * [RFC][PATCH 0/3] IVSHMEM version 2 device for QEMU Message-Id: <cover.1573477032.git.jan.kiszka(a)siemens.com> Added: <2020-02-14 Fri> * [RFC 0/9] Add an interVM memory sharing device Message-Id: <1580815851-28887-1-git-send-email-i.kotrasinsk(a)partner.samsung.com> Added: <2020-02-05 Wed> -- Alex Bennée

5 years, 5 months

1
0
0 0

[ACTIVITY] 16-20 March 2020

by Christophe Lyon

== Progress == * BFD Linker: - GNU-629: non-contiguous memory support: minor follow-ups * GCC upstream validation: - reported a couple of failures/regressions - PR90378 working on reproducing a non-functional code problem with spec2006 on arm with LTO and -Os. Looks like a stack corruption issue * GCC: - comparing testsuite results for cortex-m3 and cortex-m33 with cortex-a9 to check what cortex-M problem there are. * misc: - infra fixes / troubleshooting / reviews == Next == * spec2006 / LTO / Os / aarch32 * FDPIC GDB * GCC/cortex-M

5 years, 5 months

1
0
0 0

[ACTIVITY] report week ending Mar 20

by Peter Maydell

Progress: * VIRT-65 [QEMU upstream maintainership] - Softfreeze this week, so a lot of pull request handling, and one last small arm pullreq to put together and send out - Our Coverity Scan setup was broken (the person who usually does the builds updated his machine to a newer Fedora which broke the tool). I pulled up an old patchset I had from a year ago which scripts things so you can do a build-and-upload automatically via Docker so that we're not dependent on one person for this. This took longer than I expected as there were a bunch of things that needed fixing both in the scripting and in bits of the codebase that the tools warned about. Patch series sent. - When we did get a Coverity run through, it reported 112 new issues; spent some time going through and triaging them (lots of false positives but also lots of real bugs) thanks -- PMM

5 years, 5 months

1
0
0 0

[ACTIVITY]

by Diana Picus

== Progress == * Out of office 1 day * More Morello ('disassemble' command) == Plan == * More Morello * Will probably be out of office more with toddler

5 years, 5 months

1
0
0 0

GDB bad in gcc-linaro-7.5.0-2019.12-i686-mingw32_arm-linux-gnueabihf ?

by Steve Kledtke

Howdy, 1st post on this list. I just tried the windows binaries found on the latest-7 release site, namely of: gcc-linaro-7.5.0-2019.12-i686-mingw32_arm-linux-gnueabihf When I go into the bin folder and enter: .\arm-linux-gnueabihf-gdb.exe --version It outputs nothing, just returns. The version I used prior, 7.3.1, still works as supposed. Notable is that from 7.3.1 to 7.5.0, the gdb.exe size grew from ~96MB to ~128MB. I re-downloaded the whole tar again and replaced the bin folder, no change. I can actually *build* a C++ project with those binaries, though, and the output executable works. Only GDB seems to be affected so far.

5 years, 5 months

2
1
0 0

[ACTIVITY] 2 weeks ending 15 May 2020

by Richard Henderson

[VIRT-344 # ARMv8.5-MemTag, Memory Tagging Extension ] Reorg sve load/stores w/probe_access_flags. Posted v6, now including support for sve. [VIRT-327 # Richard's upstream QEMU work ] Posted v3 of tbi cleanups. Updated a forgotten patch vs sve fmla/fcmla. Oodles of patch review. r~

5 years, 5 months

1
0
0 0

[ACTIVITY] week ending Mar. 15 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ - posted [PATCH] tools/virtiofsd: add support for --socket-group Message-Id: <20200312104142.21259-1-alex.bennee(a)linaro.org> - continued discussion on approaches on virtio-dev list Message-Id: <874kv15o4q.fsf(a)linaro.org> - email threads with Qualcomm Message-Id: <CAHFG_=WY8duYm7xNTNo=iGZKqD12gt9ps05pyc1qmbUDcLM0Bw(a)mail.gmail.com> to drill down on their requirements - two long HOs with Qualcomm and Google to further discuss work - I feel like there a few tasks forming which I will try an clean-up the breakdown on the initiate for next week. [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> Upstream Work ([VIRT-109]) ========================== - posted [PATCH v1 0/5] testing updates (docker and acceptance CI tweaks) Message-Id: <20200309202318.3481-1-alex.bennee(a)linaro.org> - spent a fair time fighting with check-acceptance tests weirdness - had an initial look at [PATCH 0/5] QEMU Gating CI Message-Id: <20200312193616.438922-1-crosa(a)redhat.com> [VIRT-109] <https://projects.linaro.org/browse/VIRT-109> Completed Reviews [6/6] ======================= [PATCH v7 00/18] Add Allwinner H3 SoC and Orange Pi PC Machine Message-Id: <20200310213203.18730-1-nieklinnenbank(a)gmail.com> [PATCH v16 00/10] VIRTIO-IOMMU device Message-Id: <20200214132745.23392-11-eric.auger(a)redhat.com> - CLOSING NOTE [2020-03-11 Wed 17:18] Already merged upstream Added: <2020-03-03 Tue> {PATCH v2 0/2} tests/tcg/multiarch: Add tests for implemented real Message-Id: <1581603905-21565-1-git-send-email-Filip.Bozuta(a)rt-rk.com> - CLOSING NOTE [2020-03-12 Thu 09:58] Not plumbed into the testing infrastructure so a bit of a code dump. Added: <2020-02-13 Thu> [PATCH v3 02/10] tests/vm: Add configuration to basevm.py Message-Id: <20200310182536.11137-3-robert.foley(a)linaro.org> [PATCH 0/4] tests/vm: minor install tweaks, update netbsd & freebsd Message-Id: <20200310083218.26355-1-kraxel(a)redhat.com> [PATCH 0/5] docs/system: Split target-arm.rst Message-Id: <20200309215818.2021-3-peter.maydell(a)linaro.org> Absences ======== - None Current Review Queue ==================== * [PATCH 0/2] thread: add lock guard macros Message-Id: <20200311123624.277221-1-stefanha(a)redhat.com> Added: <2020-03-11 Wed> * [PATCH v8 0/9] qemu-binfmt-conf.sh Message-Id: <20200307170251.GA7@dd5f6ec33fb0> Added: <2020-03-08 Sun> * [RFC][PATCH 0/3] IVSHMEM version 2 device for QEMU Message-Id: <cover.1573477032.git.jan.kiszka(a)siemens.com> Added: <2020-02-14 Fri> * [RFC 0/9] Add an interVM memory sharing device Message-Id: <1580815851-28887-1-git-send-email-i.kotrasinsk(a)partner.samsung.com> Added: <2020-02-05 Wed> -- Alex Bennée

5 years, 5 months

1
0
0 0

[ACTIVITY] report week ending 13 Mar

by Peter Maydell

Progress: * VIRT-65 [QEMU upstream maintainership] - More documentation cleanup (splitting the Arm boards section up into one page per board) - Various patch review - Put together last large pull request before softfreeze hits next week - Fixed the Windows installer generation, which I broke in the process of moving the HTML docs around - Fixed read buffer overrun in i82596 device model spotted by coverity - Fixed a user-experience papercut that's been bothering me for years: for arm you needed to specify '-M virt' to avoid an error even if all you wanted was the '-cpu help' or '-device help' output. * VIRT-241 [QEMU ISA Support for A-profile] - Jira gardening: split out the optional parts of each architectural tick sub-epic, and added the new 8.6 tasks thanks -- PMM

5 years, 5 months

1
0
0 0

[ACTIVITY] 9-13 March 2020

by Christophe Lyon

== Progress == * BFD Linker: - GNU-629: non-contiguous memory support: patch accepted and committed * GCC upstream validation: - reported a couple of failures/regressions - PR90378 working on reproducing a non-functional code problem with spec2006 on arm with LTO and -Os * misc: - infra fixes / troubleshooting / reviews == Next == * spec2006 / LTO / Os / aarch32 * FDPIC GDB

5 years, 5 months

1
0
0 0

[ACTIVITY] 9 - 13 March 2020

by Diana Picus

== Progress == * Out of office 1 day * More Morello (updating for new capability encoding, disassembling correctly) == Plan == * More Morello

5 years, 5 months

1
0
0 0

Linaro tool chain version for ARMv9

by Chun-Chia Hsu (許峻嘉)

Hi Sir, I have some questions for tool chain: 1. Can the latest version “linaro-gcc/7.5” support ARMv9 new ISA? 2. If not, when will the new release version can support? Thanks a lot. Chun-Chia

5 years, 5 months

2
1
0 0

[ACTIVITY] week ending Mar. 8 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ - Followed up with ARM on the roll of Hafnium and secure partitioning with VirtIO - Continued working through various requirements for the work - raised [VIRT-373] to describe some potentially common work on handling userspace backends - started discussion on approaches on virtio-dev list Message-Id: <874kv15o4q.fsf(a)linaro.org> - posted [RFC PATCH] tools/virtiofsd: add support for --socket-group Message-Id: <20200304185025.19853-1-alex.bennee(a)linaro.org> [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> [VIRT-373] <https://projects.linaro.org/browse/VIRT-373> Upstream Work ([VIRT-109]) ========================== - posted [PATCH v1 00/10] testing/next updates (tweaks and re-greening) Message-Id: <20200302181907.32110-1-alex.bennee(a)linaro.org> - posted [PULL 0/9] testing updates (tests/vm and acceptance tweaks) Message-Id: <20200304100154.14822-1-alex.bennee(a)linaro.org> [VIRT-109] <https://projects.linaro.org/browse/VIRT-109> Completed Reviews [3/3] ======================= [PATCH v3 00/33] Convert qemu-doc to rST Message-Id: <20200228153619.9906-1-peter.maydell(a)linaro.org> [PATCH v5 00/50] Initial support for multi-process qemu Message-Id: <cover.1582576372.git.jag.raman(a)oracle.com> - CLOSING NOTE [2020-03-02 Mon 18:20] Initial pass, mostly checking wasn't CI broken, which it was. Added: <2020-02-28 Fri> [PATCH v6 00/18] Add Allwinner H3 SoC and Orange Pi PC Machine Message-Id: <20200301215029.15196-1-nieklinnenbank(a)gmail.com> Absences ======== - None Current Review Queue ==================== * [PATCH v16 00/10] VIRTIO-IOMMU device Message-Id: <20200214132745.23392-11-eric.auger(a)redhat.com> Added: <2020-03-03 Tue> * [RFC][PATCH 0/3] IVSHMEM version 2 device for QEMU Message-Id: <cover.1573477032.git.jan.kiszka(a)siemens.com> Added: <2020-02-14 Fri> * {PATCH v2 0/2} tests/tcg/multiarch: Add tests for implemented real Message-Id: <1581603905-21565-1-git-send-email-Filip.Bozuta(a)rt-rk.com> Added: <2020-02-13 Thu> * [RFC 0/9] Add an interVM memory sharing device Message-Id: <1580815851-28887-1-git-send-email-i.kotrasinsk(a)partner.samsung.com> Added: <2020-02-05 Wed> -- Alex Bennée

5 years, 5 months

1
0
0 0

[ACTIVITY] report week ending 6 Mar

by Peter Maydell

Progress: * VIRT-65 [QEMU upstream maintainership] - found and fixed some bugs in our "hflags caching" for M-profile which caused spurious assertions in some corner cases - got the rST conversion patchset through review and into master - sent some followup cleanup patches that remove some texinfo related bits of code we no longer need - patch review: + rth's final respin of the "honour more HCR_EL2 traps" series + patchset fixing some memory leaks of timer objects + patchset for cubieboard model to error out rather than ignoring some bogus user command line options * VIRT-241 [QEMU ISA Support for A-profile] + Wrote an implementation of v8.2-TTS2UXN; investigating how best to test it thanks -- PMM

5 years, 5 months

1
0
0 0

[ACTIVITY] 2 - 6 March 2020

by Diana Picus

== Progress == * Out of office 2 days * More Morello (updating for new capability encoding) == Plan == * More Morello

5 years, 5 months

1
0
0 0

[ACTIVITY] week ending 1 Mar 2020

by Richard Henderson

[VIRT-344 # ARMv8.5-MemTag, Memory Tagging Extension ] Lots of work, including an arch update. The system-mode patch set is much changed, but still not quite ready. [VIRT-349 # QEMU SVE2 Supprt ] [VIRT-327 # Richard's upstream QEMU work ] TBI fixes, 2 rounds. HCR fixes, 2 rounds. TCG patch queue flushed. Some patch review. r~

5 years, 5 months

1
0
0 0

gdb: instructions and functions recording on ARM processors using CoreSight ETM

by Zied Guermazi

Good afternoon, I would like to announce the breakthrough in extending gdb with non intrusive instructions and functions tracing on ARM processors using Coresight ETM traces, as described in previous mails. the source code is made public in the git repository https://github.com/gzied/binutils-gdb/ in the branch gdb_arm_coresight. this implementation was compiled and tested on an STM32MP1 (ARMv7 Architecture) board running "Linux arm 5.3.10-armv7-lpae-x15" distribution where the device tree was modified to declare CoreSight components. to build the software >checkout the software from the branch gdb_arm_coresight > cd .. >mkdir build >cd build > ../binutils-gdb/configure --with-arm-cs >make after a successful build gdb will be available in the folder build/gdb to run the software build the software you would like to debug with debugging info (-g flag) >gcc -g software.c -o software start debugging your software >gdb software set a breakpoint at main (gdb) b main (gdb) run set a breakpoint in a location after the code you would like to trace (gdb) b my_function set your etm sink, sinks can be found by listing the folder /sys/bus/event_source/devices/cs_etm/sinks/. use a sink that is capable of storing the traces on chip (etf, etb ...) (gdb) set record btrace etm sink tmc_etf0 start recording etm traces (gdb) record btrace etm continue the execution of the program (gdb) c wait until the breakpoint is hit, analyse and display the traces - on assembly level (gdb) record instruction-history - on c level (gdb) record function-call-history /ilc you can increase the number of instructions displayed by using (gdb) set record instruction-history-size size (gdb) set record function-call-history-size size the work is still in an early stage and needs to be improved, extended and stabilized. your feedback and contributions are welcome Kind Regards Zied Guermazi

5 years, 5 months

3
2
0 0

[ACTIVITY] week ending Mar. 1 2020

by Alex Bennée

VirtIO Related Work ([VIRT-366]) ================================ - had a couple of HOs and internal threads to flesh out understanding for VirtIO work - queried VIRTIO adoption in other hypervisors Message-Id: <87mu93vwy2.fsf(a)linaro.org> to help understanding - need a meeting with QC/NXP to discuss their requirements and why they need certain devices in VirtIO - a lot of the Android focus seems to be on isolating various secure workloads - avoiding needing secure but un-trusted code at elevated privileges with access to main OS - suspect the breakdown in the card needs re-arranging [VIRT-366] <https://projects.linaro.org/browse/VIRT-366> Upstream Work ([VIRT-109]) ========================== - posted [PATCH v2 00/12] testing/next (with build fixes!) Message-Id: <20200130113223.31046-10-alex.bennee(a)linaro.org> - posted [PULL 00/19] testing and plugin updates Message-Id: <20200226073929.28237-1-alex.bennee(a)linaro.org> - did some debugging/diagnosis for recent slowdown of ARM emulation in master Message-Id: <CAPan3Wq-MVwcJQELP8n+g33CR7tsiGXQ698gA177nd2my9hWCw(a)mail.gmail.com> - posted [PATCH v1 0/4] Fix codegen translation cache size Message-Id: <20200226181020.19592-1-alex.bennee(a)linaro.org> [VIRT-109] <https://projects.linaro.org/browse/VIRT-109> Completed Reviews [3/3] ======================= [PATCH v16 00/10] VIRTIO-IOMMU device Message-Id: <20200214132745.23392-1-eric.auger(a)redhat.com> - CLOSING NOTE [2020-02-26 Wed 15:37] It's in an in-flight PR now, will play with it once it lands. Added: <2020-02-14 Fri> [PATCH RISU] aarch64.risu: Add patterns for v8.3-RCPC and v8.4-RCPC insns Message-Id: <20200225143923.22297-1-peter.maydell(a)linaro.org> [PATCH v3 0/3] Fix number of priority bits for arm boards Message-Id: <1582537164-764-1-git-send-email-sai.pavan.boddu(a)xilinx.com> - CLOSING NOTE [2020-02-28 Fri 17:22] Have been pulled into target-arm next but didn't fix the kvm-unit-test failures with priority masking as I had hopped they would. Added: <2020-02-25 Tue> Absences ======== - None Current Review Queue ==================== * [RFC][PATCH 0/3] IVSHMEM version 2 device for QEMU Message-Id: <cover.1573477032.git.jan.kiszka(a)siemens.com> Added: <2020-02-14 Fri> * {PATCH v2 0/2} tests/tcg/multiarch: Add tests for implemented real Message-Id: <1581603905-21565-1-git-send-email-Filip.Bozuta(a)rt-rk.com> Added: <2020-02-13 Thu> * [RFC 0/9] Add an interVM memory sharing device Message-Id: <1580815851-28887-1-git-send-email-i.kotrasinsk(a)partner.samsung.com> Added: <2020-02-05 Wed> * [PATCH v2 0/7] configure: Improve PIE and other linkage Message-Id: <20191218223441.23852-1-richard.henderson(a)linaro.org> Added: <2020-01-06 Mon> -- Alex Bennée

5 years, 5 months

1
0
0 0

[ACTIVITY] report week ending 28 Feb

by Peter Maydell

Progress: * VIRT-65 [QEMU upstream maintainership] - Got confused by QEMU aborting in the PMU code on a GICv3-only host, which turns out to be because our error handling for "no GICv2 support" was broken. Sent a patch. - Another push towards getting texi-to-rST conversion done: + Converted a few more simple texi doc files to rST + Took up a patchset Paolo did for more automated conversion, and sorted out the parts it didn't deal with, to get it to a point where it could delete almost all of the texinfo sources. Sent a big patchset to the list for review. - patch review: + Gumstix cleanup patchset + rth's series to honour more HCR_EL2 traps + add a few missing devices to integratorcp + get the number of implemented priority bits in GICv2 right * VIRT-241 [QEMU ISA Support for A-profile] - Implemented the v8.3-RCPC, v8.4-RCPC and v8.3-CCIDX extensions, and sent patches to the list thanks -- PMM

5 years, 5 months

1
0
0 0

[ACTIVITY] 24-28 February 2020

by Christophe Lyon

== Progress == * BFD Linker: - GNU-629: non-contiguous memory support: posted updated v5 * GCC: * GCC-9: continued work for validation of -mpure-code on v6m. Fix committed to trunk and backported to gcc-9 * GCC upstream validation: - reported a couple of failures/regressions - working on reproducing a non-functional code problem with spec2006 on arm with LTO and -Os * misc: - infra fixes / troubleshooting / reviews == Next == * Binutils: GNU-629: support non-contiguous memory regions in linker * spec2006 / LTO / Os / aarch32 * FDPIC GDB

5 years, 5 months

1
0
0 0

[ACTIVITY] 24 - 28 February 2020

by Diana Picus

== Progress == * More Morello (updating for new capability encoding) == Plan == * More Morello * Tiny bit GlobalISel

5 years, 5 months

1
0
0 0

[ACTIVITY] week ending 23 Feb 2020

by Richard Henderson

Four day week. [VIRT-344 # ARMv8.5-MemTag, Memory Tagging Extension ] Lots of work here. Noticed that our TBI handling is wrong for system mode, such that the FAR_ELx register gets the wrong contents. Noticed that SVE isn't handling TBI at all, much less being prepared for MTE. Noticed that even AdvSIMD would not quite produce the correct results for LD*/ST* (multiple structures). Rearranging the actual MTE check from the ground up. Found an odd case with DC_ZVA that threw a wrench into that planning. [VIRT-327 # Richard's upstream QEMU work ] Honor more HCR_EL2 trap bits. HPPA patch queue flushed. Patch review for ppc "hardfloat" patch. Patch review for memory_region_allocate_system_memory. r~

5 years, 6 months

1
0
0 0

[ACTIVITY] report week ending 21 Feb

by Peter Maydell

Progress: * VIRT-65 [QEMU upstream maintainership] - Sent out a patchset creating a 'tools' manual and moving some docs into it that were previously in the 'interop' manual - more code review this week than last week - pushed out another arm pullreq * VIRT-241 [QEMU ISA Support for A-profile] - several patches implementing features landed in master, so I was able to close out some of the subtasks here thanks -- PMM

5 years, 6 months

1
0
0 0

[ACTIVITY] 17-21 February 2020

by Christophe Lyon

== Progress == * BFD Linker: - GNU-629: non-contiguous memory support: handling feedback received * GCC: * GCC-9: continued work for validation of -mpure-code on v6m. All new failures reported with cortex-m0 + -mpure-code are to be expected (mainly testcases forcing options incompatible with -mpure-code) * GCC upstream validation: - reported a couple of failures/regressions - looked at a problem with LTO profiled bootstrap failing on aarch32 with gcc-8. Could not reproduce with current trunk - working on reproducing a non-functional code problem with spec2006 on arm with LTO and -Os * misc: - infra fixes / troubleshooting / reviews - looked at a problem reported about addr2line and kernel symbols. Needs more analysis == Next == * Binutils: GNU-629: support non-contiguous memory regions in linker * GCC-9: continue work for validation of -mpure-code on v6m * spec2006 / LTO / Os / aarch32 * FDPIC GDB

5 years, 6 months

1
0
0 0

[ACTIVITY] 17 - 21 February 2020

by Diana Picus

== Progress == * More Morello (updating for new capability encoding) * Tiny amount of GlobalISel arm32 maintenance (not committed yet) == Plan == * More Morello

5 years, 6 months

1
0
0 0

Re: progress in btrace with etm in gdb

by Mathieu Poirier

Same comment applies with regards to mailing lists. On Mon, 17 Feb 2020 at 10:16, zied guermazi <guermazi_zied(a)yahoo.com> wrote: > > Hi Mike, hi Matthieu, > > I was too rapid to press the send button, sorry for the inconvienience. > and yes, it works. I published the source code in github (https://github.com/gzied/binutils-gdb/tree/gdb_arm_coresight) ,as well as a mail in linaro mailing list (https://lists.linaro.org/pipermail/coresight/2020-February/003676.html). Unfortunately you didn't publish your work in "PATCH" format and as such it can't be reviewed. > Eventhough there is still an effort needed to stabilize it for armv7, and test it for armv8, I consider this as a breakthough that we can build on the top of it. > I will be visiting Embedded world exhibition between 25th and 27th of February in Nuremberg, Germany. are you planning to be there too. I am looking forwards to meet you there if possible to discuss possibilities of further development and integration in the main stream. I won't be in Nuremberg next week and I'm pretty sure Mike won't be there either. Other people on the lists might be around and interested in meeting with you. Mike and I will be attending Linaro Connect in Budapest between the 23rd and 27th of March. The Linaro toolchain group will also be there so it might be the perfect opportunity to sit down for an hour or so and have a chat. A good day to you, Mathieu > > Kind Regards > Zied Guermazi > > > > > > On Monday, February 17, 2020, 06:08:26 PM GMT+1, zied guermazi <guermazi_zied(a)yahoo.com> wrote: > > > Hi Mike, hi Matthieu > it works! > > > > On Monday, December 16, 2019, 11:20:20 PM GMT+1, zied guermazi <guermazi_zied(a)yahoo.com> wrote: > > > hi Mike, hi Mathieu > last few weeks I was able to spend some time on implementing this feature, and I want to share the status with you and get your recommendation on organizational and technical level. > so far I was able to use perf events to configure the drivers for etm and collect the traces. the code was tested successfully on an STM32MP157A discovery kit (arm v7). > I would like to push this on git, first for review and second for integration and creating traction . Do you think it is ok to push it in this status (feature partially achieved) ? is linaro gdb git the correct one? who is the maintainer of this part of gdb? I do not have an ARMv8 platform to test. who can support here? > > during the implementation few technical question raised: > - etm tracing collection requires selecting a trace sink. and I have two alternatives: either extending the "record btrace etm" command (used to start tracing) with a sink as an argument or extending the command "set record btrace" (general configuration of tracing) with etm sink sub-command? (I have hard-coded it currently to be able to progress) > - currently I am hardcoding the path "/sys/bus/event_source/devices/cs_etm/" as the default etm source, is this guaranteed to be unique? can we have a system with many etm sources enumerated in the sysfs. > > for parsing the traces I will need some configuration parameters like the content of registers ETMCR, ETMIDR, ETMCCER, ETMTRACEIDR. if my understanding of the implementation of perf is correct, it is collecting them from the sysfs files located in /sys/bus/event_source/devices/cs_etm/cpu0/mgmt/. which are global for the system. my question is what will happen if two process are requesting tracing at the same time? how to differentiate between traces going to one session from the second one? is it possible to get the parameters of a given session by some kind of ioctl request to the file descriptor we get out of sys_perf_open call? > > I will publish those queries in the linaro coresight and gdb forums, I wanted first to align with you especially on the organizational issues, before going to a bigger round. > > Thanks for your support > Zied Guermazi > >

5 years, 6 months

2
4
0 0

Failure to find kernel symbols

by Leo Yan

Hi all, I'd like to report a bug for toolchain related with arm64. When I work on perf tool and found some kernel symbols are failed to be parsed based on kernel address. This issue can be simplized with the command addr2line: $ aarch64-none-linux-gnu-addr2line -e vmlinux ffff800010e11bb4 :? $ aarch64-none-linux-gnu-addr2line -e vmlinux ffff800010259700 :? I tried two toolchains, one in on X86 and another is on Arm64 native, both have the same result. The toolchain versions are: addr2line on Juno-r2 board: root@debian:~/coresight_test# addr2line -v GNU addr2line (GNU Binutils for Debian) 2.31.1 Copyright (C) 2018 Free Software Foundation, Inc. This program is free software; you may redistribute it under the terms of the GNU General Public License version 3 or (at your option) any later version. This program has absolutely no warranty. addr2line on x86: $ aarch64-none-linux-gnu-addr2line -v GNU addr2line (GNU Toolchain for the A-profile Architecture 9.2-2019.12 (arm-9.10)) 2.33.1.20191209 Copyright (C) 2019 Free Software Foundation, Inc. This program is free software; you may redistribute it under the terms of the GNU General Public License version 3 or (at your option) any later version. This program has absolutely no warranty. If use the objdump, these two addresses are belongs to the functions as below. The vmlinux has been uploaded into: http://people.linaro.org/~leo.yan/opencsd_juno/perf_decoder_analysis_202002… Sorry if this is not the right place to report this issue and appreciate to let me know the right way to report this. ffff800010e11900 <_raw_spin_lock_irqsave>: ffff800010e11900: d503201f nop ffff800010e11904: d503201f nop ffff800010e11908: a9be7bfd stp x29, x30, [sp,#-32]! ffff800010e1190c: aa0003e3 mov x3, x0 ffff800010e11910: 910003fd mov x29, sp ffff800010e11914: f9000bf3 str x19, [sp,#16] ffff800010e11918: d53b4233 mrs x19, daif ffff800010e1191c: 12190260 and w0, w19, #0x80 ffff800010e11920: 34000340 cbz w0, ffff800010e11988 <_raw_spin_lock_irqsave+0x88> ffff800010e11924: d5384101 mrs x1, sp_el0 ffff800010e11928: b9401020 ldr w0, [x1,#16] ffff800010e1192c: 11000400 add w0, w0, #0x1 ffff800010e11930: b9001020 str w0, [x1,#16] ffff800010e11934: 1400000d b ffff800010e11968 <_raw_spin_lock_irqsave+0x68> ffff800010e11938: 1400000c b ffff800010e11968 <_raw_spin_lock_irqsave+0x68> ffff800010e1193c: 52800001 mov w1, #0x0 // #0 ffff800010e11940: aa0303e0 mov x0, x3 ffff800010e11944: 52800022 mov w2, #0x1 // #1 ffff800010e11948: 2a0103e4 mov w4, w1 ffff800010e1194c: 88e47c62 casa w4, w2, [x3] ffff800010e11950: 2a0403e0 mov w0, w4 ffff800010e11954: 35000120 cbnz w0, ffff800010e11978 <_raw_spin_lock_irqsave+0x78> ffff800010e11958: aa1303e0 mov x0, x19 ffff800010e1195c: f9400bf3 ldr x19, [sp,#16] ffff800010e11960: a8c27bfd ldp x29, x30, [sp],#32 ffff800010e11964: d65f03c0 ret ffff800010e11968: d2800001 mov x1, #0x0 // #0 ffff800010e1196c: 52800022 mov w2, #0x1 // #1 ffff800010e11970: 1400008b b ffff800010e11b9c <_raw_spin_lock_irqsave+0x29c> ffff800010e11974: 34ffff20 cbz w0, ffff800010e11958 <_raw_spin_lock_irqsave+0x58> ffff800010e11978: 2a0003e1 mov w1, w0 ffff800010e1197c: aa0303e0 mov x0, x3 ffff800010e11980: 97cd0524 bl ffff800010152e10 <queued_spin_lock_slowpath> ffff800010e11984: 17fffff5 b ffff800010e11958 <_raw_spin_lock_irqsave+0x58> ffff800010e11988: d2800c00 mov x0, #0x60 // #96 ffff800010e1198c: d50342df msr daifset, #0x2 ffff800010e11990: 17ffffe5 b ffff800010e11924 <_raw_spin_lock_irqsave+0x24> ffff800010e11994: f9800011 prfm pstl1strm, [x0] ffff800010e11998: 885f7c02 ldxr w2, [x0] ffff800010e1199c: 4b010042 sub w2, w2, w1 ffff800010e119a0: 8803fc02 stlxr w3, w2, [x0] ffff800010e119a4: 35ffffa3 cbnz w3, ffff800010e11998 <_raw_spin_lock_irqsave+0x98> ffff800010e119a8: 17fffd70 b ffff800010e10f68 <_raw_read_unlock+0x50> ffff800010e119ac: f9800071 prfm pstl1strm, [x3] ffff800010e119b0: 885ffc60 ldaxr w0, [x3] ffff800010e119b4: 4a010004 eor w4, w0, w1 ffff800010e119b8: 35000064 cbnz w4, ffff800010e119c4 <_raw_spin_lock_irqsave+0xc4> ffff800010e119bc: 88047c62 stxr w4, w2, [x3] ffff800010e119c0: 35ffff84 cbnz w4, ffff800010e119b0 <_raw_spin_lock_irqsave+0xb0> ffff800010e119c4: 17fffd90 b ffff800010e11004 <_raw_write_lock_irqsave+0x74> ffff800010e119c8: f9800011 prfm pstl1strm, [x0] ffff800010e119cc: 885f7c03 ldxr w3, [x0] ffff800010e119d0: 4b020063 sub w3, w3, w2 ffff800010e119d4: 8804fc03 stlxr w4, w3, [x0] ffff800010e119d8: 35ffffa4 cbnz w4, ffff800010e119cc <_raw_spin_lock_irqsave+0xcc> ffff800010e119dc: 17fffd9e b ffff800010e11054 <_raw_read_unlock_irqrestore+0x34> ffff800010e119e0: f9800071 prfm pstl1strm, [x3] ffff800010e119e4: 885ffc61 ldaxr w1, [x3] ffff800010e119e8: 4a000024 eor w4, w1, w0 ffff800010e119ec: 35000064 cbnz w4, ffff800010e119f8 <_raw_spin_lock_irqsave+0xf8> ffff800010e119f0: 88047c62 stxr w4, w2, [x3] ffff800010e119f4: 35ffff84 cbnz w4, ffff800010e119e4 <_raw_spin_lock_irqsave+0xe4> ffff800010e119f8: 17fffdc6 b ffff800010e11110 <_raw_spin_trylock+0x88> ffff800010e119fc: f9800011 prfm pstl1strm, [x0] ffff800010e11a00: 885ffc01 ldaxr w1, [x0] ffff800010e11a04: 11080021 add w1, w1, #0x200 ffff800010e11a08: 88027c01 stxr w2, w1, [x0] ffff800010e11a0c: 35ffffa2 cbnz w2, ffff800010e11a00 <_raw_spin_lock_irqsave+0x100> ffff800010e11a10: 17fffde9 b ffff800010e111b4 <_raw_read_trylock+0x84> ffff800010e11a14: f9800011 prfm pstl1strm, [x0] ffff800010e11a18: 885f7c02 ldxr w2, [x0] ffff800010e11a1c: 4b010042 sub w2, w2, w1 ffff800010e11a20: 88037c02 stxr w3, w2, [x0] ffff800010e11a24: 35ffffa3 cbnz w3, ffff800010e11a18 <_raw_spin_lock_irqsave+0x118> ffff800010e11a28: 17fffdef b ffff800010e111e4 <_raw_read_trylock+0xb4> ffff800010e11a2c: f9800071 prfm pstl1strm, [x3] ffff800010e11a30: 885ffc61 ldaxr w1, [x3] ffff800010e11a34: 4a000024 eor w4, w1, w0 ffff800010e11a38: 35000064 cbnz w4, ffff800010e11a44 <_raw_spin_lock_irqsave+0x144> ffff800010e11a3c: 88047c62 stxr w4, w2, [x3] ffff800010e11a40: 35ffff84 cbnz w4, ffff800010e11a30 <_raw_spin_lock_irqsave+0x130> ffff800010e11a44: 17fffe0b b ffff800010e11270 <_raw_write_trylock+0x88> ffff800010e11a48: f9800071 prfm pstl1strm, [x3] ffff800010e11a4c: 885ffc60 ldaxr w0, [x3] ffff800010e11a50: 4a010004 eor w4, w0, w1 ffff800010e11a54: 35000064 cbnz w4, ffff800010e11a60 <_raw_spin_lock_irqsave+0x160> ffff800010e11a58: 88047c62 stxr w4, w2, [x3] ffff800010e11a5c: 35ffff84 cbnz w4, ffff800010e11a4c <_raw_spin_lock_irqsave+0x14c> ffff800010e11a60: 17fffe2c b ffff800010e11310 <_raw_spin_trylock_bh+0x80> ffff800010e11a64: f9800011 prfm pstl1strm, [x0] ffff800010e11a68: 885f7c02 ldxr w2, [x0] ffff800010e11a6c: 4b010042 sub w2, w2, w1 ffff800010e11a70: 8803fc02 stlxr w3, w2, [x0] ffff800010e11a74: 35ffffa3 cbnz w3, ffff800010e11a68 <_raw_spin_lock_irqsave+0x168> ffff800010e11a78: 17fffe39 b ffff800010e1135c <_raw_read_unlock_bh+0x44> ffff800010e11a7c: f9800011 prfm pstl1strm, [x0] ffff800010e11a80: 885ffc01 ldaxr w1, [x0] ffff800010e11a84: 11080021 add w1, w1, #0x200 ffff800010e11a88: 88027c01 stxr w2, w1, [x0] ffff800010e11a8c: 35ffffa2 cbnz w2, ffff800010e11a80 <_raw_spin_lock_irqsave+0x180> ffff800010e11a90: 17fffe4a b ffff800010e113b8 <_raw_read_lock+0x48> ffff800010e11a94: f9800071 prfm pstl1strm, [x3] ffff800010e11a98: 885ffc60 ldaxr w0, [x3] ffff800010e11a9c: 4a010004 eor w4, w0, w1 ffff800010e11aa0: 35000064 cbnz w4, ffff800010e11aac <_raw_spin_lock_irqsave+0x1ac> ffff800010e11aa4: 88047c62 stxr w4, w2, [x3] ffff800010e11aa8: 35ffff84 cbnz w4, ffff800010e11a98 <_raw_spin_lock_irqsave+0x198> ffff800010e11aac: 17fffe5d b ffff800010e11420 <_raw_write_lock_bh+0x58> ffff800010e11ab0: f9800011 prfm pstl1strm, [x0] ffff800010e11ab4: 885ffc01 ldaxr w1, [x0] ffff800010e11ab8: 11080021 add w1, w1, #0x200 ffff800010e11abc: 88027c01 stxr w2, w1, [x0] ffff800010e11ac0: 35ffffa2 cbnz w2, ffff800010e11ab4 <_raw_spin_lock_irqsave+0x1b4> ffff800010e11ac4: 17fffe6d b ffff800010e11478 <_raw_read_lock_bh+0x48> ffff800010e11ac8: f9800071 prfm pstl1strm, [x3] ffff800010e11acc: 885ffc60 ldaxr w0, [x3] ffff800010e11ad0: 4a010004 eor w4, w0, w1 ffff800010e11ad4: 35000064 cbnz w4, ffff800010e11ae0 <_raw_spin_lock_irqsave+0x1e0> ffff800010e11ad8: 88047c62 stxr w4, w2, [x3] ffff800010e11adc: 35ffff84 cbnz w4, ffff800010e11acc <_raw_spin_lock_irqsave+0x1cc> ffff800010e11ae0: 17fffe80 b ffff800010e114e0 <_raw_write_lock+0x58> ffff800010e11ae4: f9800071 prfm pstl1strm, [x3] ffff800010e11ae8: 885ffc60 ldaxr w0, [x3] ffff800010e11aec: 4a010004 eor w4, w0, w1 ffff800010e11af0: 35000064 cbnz w4, ffff800010e11afc <_raw_spin_lock_irqsave+0x1fc> ffff800010e11af4: 88047c62 stxr w4, w2, [x3] ffff800010e11af8: 35ffff84 cbnz w4, ffff800010e11ae8 <_raw_spin_lock_irqsave+0x1e8> ffff800010e11afc: 17fffe93 b ffff800010e11548 <_raw_spin_lock_bh+0x58> ffff800010e11b00: f9800071 prfm pstl1strm, [x3] ffff800010e11b04: 885ffc60 ldaxr w0, [x3] ffff800010e11b08: 4a010004 eor w4, w0, w1 ffff800010e11b0c: 35000064 cbnz w4, ffff800010e11b18 <_raw_spin_lock_irqsave+0x218> ffff800010e11b10: 88047c62 stxr w4, w2, [x3] ffff800010e11b14: 35ffff84 cbnz w4, ffff800010e11b04 <_raw_spin_lock_irqsave+0x204> ffff800010e11b18: 17fffea8 b ffff800010e115b8 <_raw_spin_lock+0x58> ffff800010e11b1c: f9800011 prfm pstl1strm, [x0] ffff800010e11b20: 885f7c02 ldxr w2, [x0] ffff800010e11b24: 4b010042 sub w2, w2, w1 ffff800010e11b28: 8803fc02 stlxr w3, w2, [x0] ffff800010e11b2c: 35ffffa3 cbnz w3, ffff800010e11b20 <_raw_spin_lock_irqsave+0x220> ffff800010e11b30: 17fffef1 b ffff800010e116f4 <_raw_read_unlock_irq+0x34> ffff800010e11b34: f9800011 prfm pstl1strm, [x0] ffff800010e11b38: 885ffc01 ldaxr w1, [x0] ffff800010e11b3c: 11080021 add w1, w1, #0x200 ffff800010e11b40: 88027c01 stxr w2, w1, [x0] ffff800010e11b44: 35ffffa2 cbnz w2, ffff800010e11b38 <_raw_spin_lock_irqsave+0x238> ffff800010e11b48: 17ffff0e b ffff800010e11780 <_raw_read_lock_irq+0x50> ffff800010e11b4c: f9800071 prfm pstl1strm, [x3] ffff800010e11b50: 885ffc60 ldaxr w0, [x3] ffff800010e11b54: 4a010004 eor w4, w0, w1 ffff800010e11b58: 35000064 cbnz w4, ffff800010e11b64 <_raw_spin_lock_irqsave+0x264> ffff800010e11b5c: 88047c62 stxr w4, w2, [x3] ffff800010e11b60: 35ffff84 cbnz w4, ffff800010e11b50 <_raw_spin_lock_irqsave+0x250> ffff800010e11b64: 17ffff24 b ffff800010e117f4 <_raw_write_lock_irq+0x64> ffff800010e11b68: f9800071 prfm pstl1strm, [x3] ffff800010e11b6c: 885ffc60 ldaxr w0, [x3] ffff800010e11b70: 4a010004 eor w4, w0, w1 ffff800010e11b74: 35000064 cbnz w4, ffff800010e11b80 <_raw_spin_lock_irqsave+0x280> ffff800010e11b78: 88047c62 stxr w4, w2, [x3] ffff800010e11b7c: 35ffff84 cbnz w4, ffff800010e11b6c <_raw_spin_lock_irqsave+0x26c> ffff800010e11b80: 17ffff3b b ffff800010e1186c <_raw_spin_lock_irq+0x64> ffff800010e11b84: f9800011 prfm pstl1strm, [x0] ffff800010e11b88: 885ffc01 ldaxr w1, [x0] ffff800010e11b8c: 11080021 add w1, w1, #0x200 ffff800010e11b90: 88027c01 stxr w2, w1, [x0] ffff800010e11b94: 35ffffa2 cbnz w2, ffff800010e11b88 <_raw_spin_lock_irqsave+0x288> ffff800010e11b98: 17ffff50 b ffff800010e118d8 <_raw_read_lock_irqsave+0x58> ffff800010e11b9c: f9800071 prfm pstl1strm, [x3] ffff800010e11ba0: 885ffc60 ldaxr w0, [x3] ffff800010e11ba4: 4a010004 eor w4, w0, w1 ffff800010e11ba8: 35000064 cbnz w4, ffff800010e11bb4 <_raw_spin_lock_irqsave+0x2b4> ffff800010e11bac: 88047c62 stxr w4, w2, [x3] ffff800010e11bb0: 35ffff84 cbnz w4, ffff800010e11ba0 <_raw_spin_lock_irqsave+0x2a0> ffff800010e11bb4: 17ffff70 b ffff800010e11974 <_raw_spin_lock_irqsave+0x74> ffff8000102591f0 <perf_event_exit_cpu>: ffff8000102591f0: a9bf7bfd stp x29, x30, [sp,#-16]! ffff8000102591f4: 910003fd mov x29, sp ffff8000102591f8: 97ffdbf4 bl ffff8000102501c8 <perf_event_exit_cpu_context> ffff8000102591fc: 52800000 mov w0, #0x0 // #0 ffff800010259200: a8c17bfd ldp x29, x30, [sp],#16 ffff800010259204: d65f03c0 ret ffff800010259208: f9800031 prfm pstl1strm, [x1] ffff80001025920c: c85f7c20 ldxr x0, [x1] ffff800010259210: b27b0000 orr x0, x0, #0x20 ffff800010259214: c8037c20 stxr w3, x0, [x1] ffff800010259218: 35ffffa3 cbnz w3, ffff80001025920c <perf_event_exit_cpu+0x1c> ffff80001025921c: 17ffc8b9 b ffff80001024b500 <set_fs+0x48> [SNIP] ffff8000102596e0: 17fff669 b ffff800010257084 <perf_prepare_sample+0x5b4> ffff8000102596e4: f9800091 prfm pstl1strm, [x4] ffff8000102596e8: c85f7c80 ldxr x0, [x4] ffff8000102596ec: ca030001 eor x1, x0, x3 ffff8000102596f0: b5000081 cbnz x1, ffff800010259700 <perf_event_exit_cpu+0x510> ffff8000102596f4: c801fc82 stlxr w1, x2, [x4] ffff8000102596f8: 35ffff81 cbnz w1, ffff8000102596e8 <perf_event_exit_cpu+0x4f8> ffff8000102596fc: d5033bbf dmb ish ffff800010259700: 17fffa30 b ffff800010257fc0 <perf_swevent_set_period+0x60> ffff800010259704: f98000d1 prfm pstl1strm, [x6] Thanks, Leo

5 years, 6 months

1
0
0 0

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

linaro-toolchain