Tcwg-commits March 2020

tcwg-commits@lists.linaro.org

4 participants
11017 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allmodconfig updated (ea413b40a -> f19a2fc67)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allmodconfig in repository toolchain/ci/base-artifacts. discards ea413b40a 0: update: llvm-linux: all new f19a2fc67 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ea413b40a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 160 +- 02-build_llvm/console.log | 12769 ++++++++-------- 03-build_linux/console.log | 17304 +++++++++++----------- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 4 +- 06-update_baseline/console.log | 4 +- console.log | 30243 +++++++++++++++++++------------------- jenkins/manifest.sh | 10 +- 8 files changed, 30253 insertions(+), 30243 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO updated (352f16db87f -> 5d881dd8a8b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO in repository toolchain/ci/llvm-project. from 352f16db87f [lldb] Let OptionValueRegex::Clear set to value to the defa [...] adds ba5500f27a2 [RAGreedy] Fix minor typo in comment. NFC adds d9bf79f4e99 [Attributor][FIX] Add a missing dependence track in noalias [...] adds 69993350aee ObjCMethodDecl::findPropertyDecl - fix static analyzer nul [...] adds d6883126603 [PowerPC][AIX] Implement formal arguments passed in stack memory. adds 2c9cf9f4ddd [clang-tidy] New check: bugprone-suspicious-include adds e79397f5e2c [gn build] Port 2c9cf9f4ddd adds 7420f96924a [TableGen] Move generated *Attr class methods out of line adds fa8080376e7 [AST][SVE] Add new Type queries for sizeless types adds b93dd677977 [gn build] Port fa8080376e7 adds 7bfc3bf39b6 Replace getAs/dyn_cast with castAs/cast to fix null derefer [...] adds f09c7d642af [Sema][SVE] Add tests for valid and invalid type usage adds eb2ba2ea953 [CUDA] Warn about unsupported CUDA SDK version only if it's used. adds 39969c7d3a6 [Sema][SVE] Reject sizeof and alignof for sizeless types adds 627b5c12068 [Sema][SVE] Reject aligned/_Alignas for sizeless types adds adb290d9748 [Sema][SVE] Reject atomic sizeless types adds bc9b6b33a0d [lldb/Utility] Add YAML traits for ConstString and FileSpec. adds 36e018b9411 [mlir] Add derived attribute op interface adds f8700db7f15 [Sema][SVE] Don't allow static or thread-local variables to [...] adds 30804d0a3fb CFGDiff: Simplify and generalize over all graph types adds c53c2058ffb Cache uwnind frame headers as they are found. adds 360aff0493e [AMDGPU] Simplify nested SI_END_CF adds eb41cc61986 [clang-tidy] Add module for llvm-libc and restrict-system-l [...] adds c52f839e723 Revert "[SCCP] Use ValueLatticeElement instead of LatticeVa [...] adds 814c65dedce ExecutionDomainFix - fix static analyzer out of range shift [...] adds 336530be072 CGOpenMPRuntime::emitDeclareTargetVarDefinition - fix stati [...] adds adeb8c54285 Replace getAs with castAs to fix null dereference static an [...] adds 1ef0d66343d Fix unused variable warning. NFCI. adds 26d254f0841 Sink more Attr.h inline methods, NFC adds 3eef58991b2 Add a catch-all else case so any unanticipated configs pass [...] adds 05334de6797 [ARM] Long shift tests. NFC adds fe74df01a90 [lldb] Specify default value for platform.module-cache-directory adds 4e589e6c26e [WebAssembly] Fix SIMD shift unrolling to avoid assertion failure adds 6174fddbe3d [Hexagon] Enable init_arrays when target is linux-musl adds 2a2d2420175 [DAGCombine] foldVSelectOfConstants - ensure constants are [...] adds 9975dc38bf7 Defer checking for mismatches between the deletedness of an [...] adds e91feeed21e [AMDGPU] Add ISD::FSHR -> ALIGNBIT support adds 118abf20173 [SVE] Update API ConstantVector::getSplat() to use ElementCount. adds dc4cd43904d [clangd] Add a textual fallback for go-to-definition adds d184d022630 [libcxx] Enable C++17 for the benchmarks. adds c0735b2c210 [MLIR] Update documentation for loop.reduce. adds 9f5d9bf2470 [MLIR] Reformat LoopOps.td documentation. adds 078776a679b [mlir] [VectorOps] Progressively lower vector.outerproduct to LLVM adds 638b06cf298 [lldb/Utility] Replace ProcessInstanceInfoList with std::ve [...] adds 56926a9146f Revert "[libcxx] Enable C++17 for the benchmarks." adds d5f53253a02 [mlir][SideEffects] Mark the CFG only terminator operations [...] adds 483f82b146f [mlir][SideEffects][NFC] Move the .td definitions for NoSid [...] adds 7c211cf3af5 [mlir][NFC] Move the definition of AffineApplyOp to ODS adds 907403f342f [mlir] Add a new `ConstantLike` trait to better identify op [...] adds 0ddba0bd59c [mlir][SideEffects] Replace HasNoSideEffect with the memory [...] adds 396a42d924d [mlir] Use llvm::ElementCount when constructing an llvm spl [...] adds 0ce3b710b49 [lldb] Add YAML traits for ArchSpec and ProcessInstanceInfo adds a73528649c8 [AMDGPU] Simplify exec copies adds 246398ece71 [clang][Parse] properly parse asm-qualifiers, asm inline adds b0f1a4e7dff [libc++abi] NFC: Move AtomicInt to cxa_guard_impl.h adds 2411f56bfd1 [lldb/Host] Fix the Windows build adds 214a9f0dd48 [ORC] Add a mutex to guard EHFrameRegistrationPlugin data s [...] adds 7266a8bfeb8 [ORC] Enable exception handling in JIT'd code when using LL [...] adds 1fdb03808b0 CodeGen: Add constexpr to Register constructors adds ccc6e780c8f AMDGPU: Directly annotate functions if they have calls adds f4f2706572b [ConstantFold][SVE] Fix constant folding for scalable vecto [...] adds dcaf13a4048 CFGDiff: Fix one place where I'd left BasicBlock* hardcoded adds 03f5f6bebd4 [gn build] (manually) port eb41cc619866e adds 1478ed69d3d Add support for SHA256 source file checksums in debug info adds 69ce2fd2dfd [mlir] Remove unused generator adds e115a40f502 [mlir][spirv] Use separate attribute for (version, capabili [...] adds 66c378d66e9 [mlir][spirv] Use larger range for target environment looku [...] adds 9414db10906 [mlir][spirv] Add a pass to deduce version/extension/capability adds c818c3cc96e [mlir][spirv] NFC: put SPIR-V attributes in separate files adds 3148f10b179 [mlir][spirv] Use spv.vce in spv.module and wire up (de)ser [...] adds 2ae5e472e64 [mlir][spirv] Use SmallVector<ArrayRef> for availability queries adds e5c85a5a4ff [mlir][spirv] Support querying type extension/capability re [...] adds 461566b0465 Add a test triple to avoid failure under MS ABI. adds af7fc8c1bbc [lldb] Remove unused and too strict error_msg parameter fro [...] adds 0bb362c1649 [ELF] --gdb-index: fix memory usage regression after D74773 adds 4a792965de0 Move more tests to globalMemCounter and reset. adds 54d6c11a6ca [msan] Fix srcaddr handling in recvfrom interceptor. adds a9740ff1585 Update system_error tests for more platforms. adds a9682ccb7e7 Convert settings list into a tuple so it can be matched by [...] adds d4a8c3f2511 Revert "Update system_error tests for more platforms." adds 3758b858ef3 Only run frameheader_cache_test.pass.cpp on x86_64. adds 40f4a9fdaa4 [mlir][NFC] Removed unnecessary StandardOp includes adds 57da8f720ce Add support for XFAILing a test based on a setting. adds e601196833b [NFC][DAGCombine] Move the fold of a*b-c and a-b*c into lam [...] adds 8fa261ced1a [mlir][spirv] Remove unnecessary friend class declaration adds 13def55b3f8 [Attributor] Enable test with update check lines adds a23d7282ca7 openmp: fix memcpy memory leak adds c480c584a0b [AVR] Include AVR by default in LLVM builds adds 263c4a3c75a Fix compiler warning when compiling without asserts adds 1c9c23d60ea [OpenMP][Opt][NFC] Add test case for known runtime function [...] adds 89ecd8c149e Teach the MLIR AsmPrinter to correctly escape asm names tha [...] adds e0a93cea56e incorporate feedback from River. adds 1ba3d2639d1 [PowerPC][NFC] Rename instruction formats in PPCInstrPrefix.td adds 2822852ffc4 [ELF] Correct error message when OUTPUT_FORMAT is used adds 40815a49574 Revert "[Attributor] Enable test with update check lines" adds a198adb4902 [Attributor] IPO across definition boundary of a function m [...] adds 51a4c6125ca [X86] Add test cases for failures to form vbroadcastw due t [...] adds 09c8f38924d [X86] Add isel patterns for X86VBroadcast with i16 truncate [...] adds d0fb34dc096 [PowerPC] Replace the PPCISD:: SExtVElems with ISD::SIGN_EX [...] adds 48b901b0e1b Add tests to Transforms/CodeGenPrepare/X86/freeze-cmp.ll be [...] adds abc238a3c73 [libunwind] Silence warnings when __mips_hard_float is not defined adds c39cb1c0ddc [CodeGenPrepare] Expand freeze conversion to support fcmp a [...] adds ecd3e678bbb [clangd] Populate PreambleData::CompileCommand and make use [...] adds f67d93dc23f [ARM] Constant long shift combines adds db1f40d1a16 Modernize DeclTest adds ce79c424691 [Sema] Fix location of star ('*') inside MemberPointerTypeLoc adds f8640737d47 Refactor SourceLocationTest to `using namespace` adds 6f3de2e53d2 [yaml2obj][obj2yaml][test] - Add base tests for relocation [...] adds 5c68043b9fa [gn build] (manually) port ce79c4246 adds 2c6c169dbd6 [ARM] Optimise ASRL/LSRL to smaller shifts using demand bits. adds 2e77f0cf76b Added 'const' as suggested by ClangTidy llvm-qualified-auto adds 0ffb12ca67f [HIP] Mark kernels with uniform-work-group-size=true adds 28ad9fc2082 [Clang][Driver] In -fintegrated-cc1 mode, avoid crashing on [...] adds a0c15ed4605 [AArch64][SVE] Add the @llvm.aarch64.sve.dup.x intrinsic adds fcc2238b8bf [SCEV] Add missing cache queries adds 512767eb3fe Add CppCoreGuidelines I.2 "Avoid non-const global variables" check adds ffe3515aa77 [ExpandMemCmp][NFC] Add more tests. adds 73d8a324ec5 [gn build] Port 512767eb3fe adds 86eb2c3991c Revert "[ObjC][ARC] Don't remove autoreleaseRV/retainRV pai [...] adds cbeffa3f6c7 [SimplifyCFG] convert if-else chain to switch; NFC adds 6bbc1737e00 TableGen: Fix typo adds 172f1460ae0 [OPENMP]Reduce number of captured global vars. adds 03993f3b6f4 [CMake] Explicitly specify paths to libc++abi in CrossWinTo [...] adds 0bd3da5bfae [llvm-objdump][test] Reorganize ELF --syms tests adds e799405e536 [llvm-objdump] --syms: print 'i' for STT_GNU_IFUNC adds 7b74b0d4e54 [llvm-objdump] --syms: print 'u' for STB_GNU_UNIQUE adds fe047fbccc8 [X86] LowerEXTRACT_VECTOR_ELT - pull out repeated getOperan [...] adds 846c614f54a [X86] combineExtractWithShuffle - pull out repeated getSize [...] adds bf990530ae0 [Attributor] Improve noalias preservation using reachability adds 5a5a075c5b1 [LLD][ELF][Hexagon] Support GDPLT transforms adds b285b333dcd [Attributor] Detect possibly unbounded cycles in functions adds a7325298e1f [CodeView] Align type records on 4-bytes when emitting PDBs adds 2451cbf07bb [lldb/Reproducers] Intercept the FindProcesses API adds 69375fd0a30 [AssumeBundles] Preserve Information in the inliner adds 2543567c414 [AssumeBundles] filter usefull attriutes to preserve adds 18eae331229 [SCEV] Fix usage of invalid IP with FoldingSet adds 17bdb7a1791 [lldb/Test] Convert stdout to str by calling decode('utf-8' [...] adds ec3218dbee4 [X86] Add cttz/ctlz tests for i686 with CMOV target adds a2db388dce7 [CostModel][X86] Improve ISD::CTTZ costs accounting for BSF [...] adds 3860b2a0bd0 [clang-tidy] Update Abseil Duration Conversion check to fin [...] adds 0c5b6e2ea56 Recommit "[SCCP] Use ValueLatticeElement instead of Lattice [...] adds 01387c44d05 [lldb/Test] Temporarily skip TestReproducerAttach on Linux adds 20e36f31dfc [lldb/Host] s/FindProcesses/FindProcessesImpl/ in windows/Host.cpp adds a26bd4ec165 [TableGen] Support combining AssemblerPredicates with ORs adds 1b86ad27a7d Use 15 byte long nops on modern Intel processors adds e30c257811f [CVP,SCCP] Precommit test for D75055. adds 51e53af11c2 [SimplifyCFG] fix debug print formatting; NFC adds 94f5d73182f [SimplifyCFG] fix formatting; NFC adds 7fe0e70eccb [SimplifyCFG] regenerate test checks; NFC adds afc4dcee832 [SimplifyCFG] regenerate complete test checks; NFC adds 842ea709e4e Debug Info: Store the SDK in the DICompileUnit. adds fc1f2057450 [SLPVectorizer][SVE] Bail out early for scalable vector. adds 89b19e89595 [SimplifyCFG] add test for chain of empty block conditional [...] adds a213ece30bd [mlir] [VectorOps,LinAlg] Remove direct LLVM lowering for v [...] adds 05c0d349182 [X86][SSE] Prefer trunc(movd(x)) to pextrb(x,0) adds 478b06e6870 Revert "[ObjC][ARC] Check the basic block size before calli [...] adds adefcc8ab5b Revert "Revert "Update system_error tests for more platforms."" adds b50d80c1ee1 [Sema][SVE] Don't allow fields to have sizeless type adds 14d2d8c9761 Allow site-specific test_exec_root. adds 8c5c60a493c [Sema][SVE] Reject by-copy capture of sizeless types adds 994c071a1b7 [Sema][SVE] Reject arrays of sizeless types adds 32e90cbcd19 [AMDGPU] Disable endcf collapse adds f82b32a51e2 Revert "Reland "[DebugInfo] Enable the debug entry values f [...] adds bb8622094d7 AMDGPU: Don't handle kernarg.segment.ptr in functions adds f71abec661e [LoopInterchange] Fix interchanging contents of preheader BBs adds 86bba6c6410 [Sema] Use the canonical type in function isVector adds 05749acfd36 Revert "Move more tests to globalMemCounter and reset." adds 015b640be4c AMDGPU: Add flag to used fixed function ABI adds bbf3ef85411 [mlir][Vector]Lower vector.contract to llvm.intr.matrix_multiply adds 8f540dad612 [COFF] Assign unique names to autogenerated .weak.<name>.de [...] adds c262b69dcc0 [AMDGPU] Fix endcf collapse adds c6f1713c46e [ObjC][ARC] Don't remove autoreleaseRV/retainRV pairs if th [...] adds 9a349d66c91 CMake: Turn LLVM_ENABLE_ZLIB into a tri-state option adds b5aaa60962f Fix "unused variable" warning in NDEBUG builds. adds 906a91aa4d5 [MCJIT] Check for RuntimeDyld errors in MCJIT::finalizeLoad [...] adds 1d192e09d80 [IR] Fix formatting. NFC adds 431df3d873e [SelectionDAGBuilder] Simplify the struct type handling in [...] adds 42b78274111 [clangd] Add json::Object->Value conversion workaround for [...] adds e890453d6d1 [ELF] Add test for freebsd bfdname adds b2bb8b6cd64 [mlir] Automatically add DerivedAttribute op interface adds 92f7e8133ae [mlir][Linalg] Implement padding for linalg.conv and loweri [...] adds 18fc42fa337 [mlir][LLVMIR] Add a support for boolean type arguments conversion adds 94f848d7b56 Add Builder::getI64VectorAttr. adds b3998a0edb9 [OPENMP]Fix PR45047: Do not copy firstprivates in tasks twice. adds b7ce8fa91ed [LLJIT] Add std::move() as a workaround for older compilers adds ad7b930bd18 Initialize IsFast* values adds 65fc706ddfd [SCEV] Add support for GEPs over scalable vectors. adds b4c8608ebaa Adjust debug output for MCRelaxableFragment to include the [...] adds aca7167535e [NFC][LoopUnrollAndJam] clang-format. adds 9c5d0ea6784 Revert "Revert "Move more tests to globalMemCounter and reset."" adds 7c504548cae Fix `-Wunused-variable`. NFC. adds 755e00876cd [X86] Remove isel patterns for X86VBroadcast+trunc+extload. [...] adds 44c3a63c74d PR45063: Fix crash on invalid processing an elaborated clas [...] adds 83cdb654e47 [AArch64][Fix] LdSt optimization generate premature stack-popping adds 810794ce882 PR44992 Don't crash when a defaulted <=> is in a class decl [...] adds bf0cc6b328c [mlir][NFC] modernize / clean up some loop transform utils, [...] adds e6f1dd40bd0 [X86] Disable nop padding before instruction following a prefix adds 97c7be9028e [llvm-dlltool] Add a testcase to show the kind of weak exte [...] adds f47f4c137b9 [X86] getFauxShuffleMask - merge insertelement paths adds b236b4cb430 [yaml2obj] - Set a default value for `PAddr` property of a [...] adds 4878aa36d4a [ValueLattice] Add new state for undef constants. adds 0cb2f089c1f [X86] getFauxShuffleMask - pull out repeated byte sizes var [...] adds ee862adf607 Fix signed/unsigned comparison warning. adds 04410c565aa [clang-tidy] extend bugprone-signed-char-misuse check. adds 103678d66a9 [mlir] Fix cross compiling MLIR adds 3656558ceca [Hexagon] Only allow single HVX vector loads/stores in lowering adds b8b8f04c0dd [ValueLattice] Go to overdefined in getRange() for full ranges. adds eda58ac04cf Improve the attribute language option interface somewhat; NFCi. adds 43959a25927 [mlir][NFC] Move the LoopLike interface out of Transforms/ [...] adds 4df44c4f9c0 [mlir] Only treat "Alloc" effects as dead if they are for o [...] adds dab43c85920 Remove some explicit calls to getName() when printing diagn [...] adds 19840a307e6 Remove an unnecessary explicit 'WarnDiag'; NFC adds 633ea07200e [Orc] Add basic OrcV2 C bindings and example. adds ee04339b7f7 [gn build] Port 633ea07200e adds 2ddfac06070 [Orc][examples] Actually return MainResult from main adds f75e04bc93f [llvm-jitlink] Add -show-init-es option to dump initial Exe [...] adds b64afadf306 [JITLink][MachO] Treat linker private symbols as hidden rat [...] adds 1ffc5074050 [X86] Add avx512f only command lines to the vector add/sub [...] adds a7d187d9c05 Revert "[JITLink][MachO] Treat linker private symbols as hi [...] adds 2efeff6ac4a Test commit. adds 4dfe92e4654 Basic Block Sections Support. adds 9c9eb60b4b1 [JITLink][MachO] Re-apply b64afadf306, MachO linker-private [...] adds 981f017c5c4 [ORC] Print symbol flags and materializer name in Execution [...] adds 1e66710d392 [JITLink][AArch64] Fix incorrect capitalization in a testca [...] adds 049bb95c5c4 [ORC] Remove an undefined static method from LLJIT. adds 10aa7ea951e [CodeGenPrepare] Freeze condition when transforming select to br adds 27f303924e0 Be more strict when checking existence of foo adds 429d792f23f [mlir] Add support for generating dialect declarations via [...] adds 650f363bd75 [ValueLattice] Add singlecrfromundef lattice value. adds 56418042981 [DAG] MatchRotate - Add funnel shift by variable support adds 8105935d3aa [TypeSize] Allow returning scalable size in implicit conver [...] adds 5087ace6519 [Clang][SVE] Parse builtin type string for scalable vectors adds caef4a81c93 [AVR] Make helper functions static. NFC. adds 5cc9dea78a3 [tblgen] Remove unused private field. NFC. adds 775bf626982 [SystemZ] Regenerate rotate/shift tests adds 1ec395523d8 [Thumb2] Regenerate rotate tests adds 3ffb5ef7b03 [PowerPC] Regenerate rotate tests adds de5b2cfdd46 AMDGPU/GlobalISel: Add baseline test for mul adds 79cda46e49b AMDGPU/GlobalISel: Add baseline test for mul adds d09a46cdbc8 [gn build] (manually) port 5087ace6519 adds a1e940b1853 [Driver][test] Add a specific test file for -fmerge-all-constants adds 47df2220a27 [gn build] (manually) port 5087ace6519 more adds de0011abf58 [gn build] Port 5087ace6519 adds fe6037172b9 AMDGPU/GlobalISel: Add more tests for G_SADDE/G_SSUBE adds ce33926342c AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests adds d3851332493 [llvm-objdump][test] Move {AArch64,X86}/macho-* to MachO/ adds 98f2bb44610 [ORC] Enable JITEventListeners in the RTDyldObjectLinkingLayer. adds b1cdada023a [llvm-objdump][test] Move {AArch64,ARM}/* to ELF/ARM/ or Ma [...] adds 7f5b8115acb [gn build] don't repeat arm header targets twice. no behavi [...] adds 9c5771710e6 Revert "[ORC] Enable JITEventListeners in the RTDyldObjectL [...] adds 6ed18eaa777 [llvm-objdump][test] Change llvm-objdump tests to use doubl [...] adds 7f6b25ad1bb [compiler-rt] [netbsd] Add support for the MKIPFILTER=no di [...] adds b2da1ddaef2 [X86] Add a non-zero cost for truncating v32i16->v32i8 on a [...] adds ecd6d7254e6 [test] llvm/test/: change llvm-objdump single-dash long opt [...] adds f0374e7db2d [test] lld/test/: change llvm-objdump single-dash long opti [...] adds 5c3ec7dc41f [llvm-objdump] Require long options to use double-dash --lo [...] adds f84beee9b8a [NFC][Test] Add three tests to verify the behavior of a*b-c [...] adds a79863f2f72 Support prefix padding for alignment purposes (Relaxable in [...] adds c94cfe6ea7f [MLIR] fix parse bound error message adds 2059d28bfd3 [lldb/Utils] Use PYTHON_EXECUTABLE to configure lldb-dotest [...] adds bfedb663ccf [lldb/Host] s/FindProcesses/FindProcessesImpl/ in freebsd/Host.cpp adds 4c90a5297d1 [lldb/Process] Include Unwind.h in FreeBSDThread adds 4ffe3ac729a Revert "[CodeGenPrepare] Freeze condition when transforming [...] adds 6ad63606ea4 [CodeGenPrepare] Freeze condition when transforming select to br adds 54146cbd32e [debuginfo-tests] Update test for double-dash long-option. adds 0eba5dc80fb [analyzer] Fix modeling some library functions when UCHAR_M [...] adds 53c2e10fb8a [Coroutines] Do not evaluate InitListExpr of a co_return adds ad643d5e93c [Verifier] Remove invalid verifier check adds e0ab0e6a281 [MIPS] Implement PUL.PS and PUU.PS instructions adds 56aed6144a1 [AVR] Add a release note about the AVR backend becoming an [...] adds d2b522f173c [NFC][X86] Simplify test cases for branch align adds 2005c60a6bf [obj2yaml][test] - Simplify call-graph-profile-section.yaml. NFCI. adds a2923b2a1e4 Implement CET Shadow Stack (Intel Controlflow Enforcement T [...] adds b1a7a245ec2 [NFC][MC] Rename alignBranches* to emitInstruction* adds c93652517c8 [DebugInfo] Handle generic type DW_OP_convert ops in llvm-d [...] adds 8b409eabaf7 [SVE] Auto-generate builtins and header for svld1. adds 3a5ddedadb6 [llvm-objdump] Display locations of variables alongside dis [...] adds f62b898c1f5 [DebugInfo] Add unit test for compact expression printer adds c0cf5f5da9a [llvm-objdump] Add simple memory expressions to variable display adds 18649f48139 [llvm-objdump] Add entry_value and stack_value opcodes adds 5abfa3226da [lldb/DWARF] Fix crash when a dwo compile unit refers to a [...] adds 02b6a3c3499 [DebugInfo] Handle generic type DW_OP_convert ops in dsymutil adds 161f70eae6c Don't run ARM objdump tests when ARM backend not built adds 042eb0482aa [llvm-objdump] Add llvm_unreachable to silence GCC warning. NFC. adds 2878c669387 Don't run PowerPC objdump tests when PowerPC backend not built adds 132f25bcca2 [SystemZ] Avoid scalarization of [SU]INT_TO_FP ISD-nodes. adds 2f20417ef04 Add AllowMissingMoveFunctionsWhenCopyIsDeleted flag to cppc [...] adds c5ff3df8393 [lldb] Hardcode target in dwo-type-in-main-file.s test adds f4cb9c919e2 Disable llvm-objdump --debug-vars tests on Windows adds 56cd6e356f1 [NFC][TTI] Use switch in getCastInstrCost adds 67d25914b2a [AST] rename DependencyFlags.h => DependenceFlags.h, NFC adds ac4609cb1d0 [X86] LowerRotate - use X86::isConstantSplat to detect cons [...] adds e43a0857818 [X86] X86::isConstantSplat - enable partial undef bit handl [...] adds e40525e0f2a [NFC][TTI] Remove static_casts adds 46c34447f86 [yaml2obj][test] - Fix comments in ELF/program-header-addre [...] adds adc2e250a1c Disable memcpy-inline-fails.ll for windows adds acdcd23b7b0 Add tests to ExpandMemCmp/X86/memcmp.ll before submitting D76113 adds 0a840ef8005 [lldb] Copy m_behaves_like_zeroth_frame on stack frame update adds 332edcc6bd1 [lldb] Remove unimplemented StackFrame::BehavesLikeZerothFrame adds 7aecf2323c4 [ExpandMemCmp] Correctly set alignment of generated loads adds c0241f150dc [GlobalISel] combine G_TRUNC with G_MERGE_VALUES adds 85462aefb52 [gn build] (manually) port 8b409eaba adds 2b3b453a827 [TargetLowering] Only demand a funnelshift's modulo amount bits adds 8d6582aa6bb [gn build] (manually) port 8b409eaba more adds 185b41393dc [gn build] Port f62b898c1f5 adds 536ba6373f0 [Object] Change ELFObjectFile<ELFT>::getFileFormatName() to [...] adds 57d896e838b AMDGPU/GlobalISel: Make some large merges legal adds 4efec6e1c00 Revert "Disable memcpy-inline-fails.ll for windows" adds 5c261c9c452 Fix typo in parameter name. adds 6ce537ccfcf Revert "[SVE] Auto-generate builtins and header for svld1." adds 8ff2dcb18b5 [GlobalISel] add additional lowering support for G_INSERT adds e2d8aa6bf77 [lldb] Re-add nullptr check to IRForTarget::RewriteObjCCons [...] adds 4060016fce3 Revert "[gn build] (manually) port 8b409eaba" adds 19a03501879 GlobalISel: Fix round lowering adds 88fbd8f9e79 [lldb/Reproducers] Decode run-length encoding in GDB replay [...] adds ddd20ed1586 [AST] Move dependence computations into a separate file adds 18c97662482 Revert "[AST] Move dependence computations into a separate file" adds 8a593e29ab9 [AST] Correct the CXXOperatorCallExpr source range. adds 84386b2d8ae AMDGPU: Drop special case f64 fround lowering adds 07a41544fde Minor fix to a comment in CodeGenPrepare.cpp adds 09f4bdc03f8 [DexTer] Add step.UNKNOWN check for NoneType line numbers. adds 36091109675 Implement _LIBCPP_SUPPRESS_DEPRECATED_XXX when testing MSVC's STL adds c460dc6eebc AMDGPU/GlobalISel: Fix some illegal scalar argument types adds 80b627d69d3 AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source adds f5943288537 [PowerPC] Disable sanitizer test due to failures when using LLD adds 2e773626266 GlobalISel: Fix lower bswap for vectors adds ebb181cf409 [X86] matchScalarReduction - add support for partial reductions adds 9e484220358 Revert "[llvm-objdump] Display locations of variables along [...] adds 7d382dcd46a [Syntax] Build declarator nodes adds 05e7d8d6ce0 TTI: Add addrspace parameters to memcpy lowering functions adds b0bdb186f50 Utils: Always set alignment when expanding mem intrinsics adds 0616e9964b9 [InstSimplify][SVE] Fix SimplifyGEPInst for scalable vector. adds 0f2b68d9c70 Implement IR intrinsics for gather prefetch. adds 9b1513866fd [mlir][NFC] Add missing include for std::string. adds 0928368f623 [libc] Provide Arm Optimized Routines for the LLVM libc project. adds 623cb95eb33 Revert "[InstSimplify] Simplify calls with "returned" attribute" adds 78d622a48c1 [libc] Add a README.md file to the AOR directory. adds 2d723d4ad51 [mlir] Avoid the use of auto in templates to fix MSVC build adds 05ff3323e07 [AArch64] Remove unused variable adds 378b1e60809 [X86] Assign avx512bf16 instructions to the SSEPackedSingle [...] adds 166f83f4366 [QuantOps] Add the quant region definition adds 74bf95d71df [CUDA] Updated CompileCudaWithLLVM doc. adds 7fa204580df [LoopTerminology] Rotated Loops adds 30dc342f084 [LoopTerminology] Rotated Loops images adds df082ac45aa Basic Block Sections support in LLVM. adds 78ce190803c [gn build] Port df082ac45aa adds 2a3723ef114 [memtag] Plug in stack safety analysis. adds 19fccc52ff2 [Concepts] Fix incorrect control flow when TryAnnotateTypeC [...] adds fbb23c9714f Fix profiling options on PS4 target: - libclang_rt.profile [...] adds 5f7772004b1 [Tests] Add test coverage for prefix selection logic adds 8b3b04eb416 Make isValidImmForSVEVecImmAddrMode inline static rather th [...] adds d811aee5d9c [MLIR][NFC] update/clean up affine PDT, related utils, its [...] adds bd5941b9cee [mlir] Remove the PatternState class and simplify PatternMa [...] adds c3f0ceab0fd Add target to test basicblock-sections-mir-parse.mir adds 90a2fbdb044 Switch to TypeSystemClang over to CreateDeserialized() (NFC) adds 85726bbcbaa [X86] Disable fast-isel call lowering for functions with vX [...] adds ac48b1885ad [Support] Change isatty to is_displayed adds 032743e18f2 [mlir] Add support for the attribute verifiers in the diale [...] adds 39bcc76a925 [X86] Disable nop padding before instruction following hardcode adds d00d6a19dda Fix `-Wpedantic` warning. NFC. adds f0714cbb6a9 [sanitizer] Fix warning on windows adds f20dcc31e31 Fix unused function warning adds 332f0b3cd48 Affine expr simplification for add of const multiple of sam [...] adds fa72b29bec0 [PowerPC] add test cases for target hook isProfitableToHoist - NFC adds 80c351cdb6e [InstCombine] Transform to undef incorrect atomic unordered [...] adds 0b126eec6d4 [NFC][PowerPC] Simplify the logic in lower select_cc adds 3f3bda1c372 [LoopTerminology] Minor fixes in loop rotation adds 8aa07f81b85 Remove the old SecTaskAccess entry from debugserver's plist adds 8620bb95343 [lld] Fix "loop variable creates a copy" warning adds 398b497cd0e [NFC] LoopRotate: do issue debug message when not rotating [...] adds 876bb86e26c [AST] Move dependence computations into a separate file adds 1b5970edda4 [gn build] Port 876bb86e26c adds d3d844212fc Fix the buildbot error. adds 409cf4b7bf5 [llvm-readobj][test] - Remove unused Offset key from reloc- [...] adds 00952000351 [obj2yaml][test] - Remove excessive missing_symtab.test test. adds b83490bdb71 [PowerPC] Fix a typo of the condition of checking the fusio [...] adds 5156e38eb1d Fix memtag test. adds fe134b661b9 [yaml2obj][test] - Ensure that dynamic section has sh_entsi [...] adds 6bbbead7be2 [VE] Move VEInstPrinter.cpp and VEInstPrinter.h into MCTargetDesc adds 06489eaa921 [lldb] [Host/NetBSD] Rename Host.cpp to HostNetBSD.cpp adds af64948e2a0 [SVE][Inline-Asm] Add constraints for SVE ACLE types adds 4dd5f1ca9b2 [yaml2obj] - Add `ELFYAML::YAMLIntUInt` to fix how we parse [...] adds 010005f0774 [Sema][SVE] Reject subscripts on pointers to sizeless types adds 94489f35a7f [Sema][SVE] Reject arithmetic on pointers to sizeless types adds 09472969020 [Sema][SVE] Reject sizeless types in exception specs adds f5e0f8b10ab [lldb] Add test for importing ObjC modules in a non-ObjC target adds c47f971694b [Sema][SVE] Don't allow sizeless objects to be thrown adds bfb2ce02563 [mlir][vulkan-runner] Use C-compatible wrapper emission. adds 72ffb16b4cd [Sema][SVE] Don't allow sizeless types to be caught adds c09368313c2 [StackProtector] Catch direct out-of-bounds when checking a [...] adds 1d6f919df2c [SCCP] Explicitly mark values as overdefined (NFC). adds 0818e6cf1d3 [LLDB] Add support for AVR breakpoints adds 4add2492055 [AVR] Add support for the -mdouble=x flag adds 7c6e52ac0ce [lldb] Ptrs->refs in CommandObjectExpression::EvaluateExpre [...] adds 506406c4d59 [Sema][SVE] Reject "new" with sizeless types adds c6b8484e855 [analyzer] StdLibraryFunctionsChecker refactor w/ inheritance adds 4ece6f051bd [Sema][SVE] Reject "delete" with sizeless types adds ac1d23ed7de Replace MCTargetOptionsCommandFlags.inc and CommandFlags.in [...] adds ad357c15230 [gn build] Port ac1d23ed7de adds f95541839cb [lldb] Tighten checks in TestStats.py adds 211ba00ce00 [OpenCL] Add pipe and kernel enqueuing builtins adds 0f0564bb9a3 [OPENMP50]Initial support for detach clause in task directive. adds 2aba9b6cf8a AMDGPU/GlobalISel: Legalize a16 images adds 83ffbf26181 AMDGPU/GlobalISel: Legalize non-a16 non-NSA images adds d9a012ed8a5 AMDGPU/GlobalISel: Adjust image load register type based on dmask adds d0fe13ecf9a AMDGPU/GlobalISel: Fully handle 0 dmask case during legalize adds acf6e4190f4 Purge unused diagnostics. NFC. adds 73b1da16051 [MIPS] Implement MIPS3D vector instructions adds 873ab73db47 [ValueLattice] Clarify that constant state can reached from undef. adds e119980f3f8 [mlir] LLVM dialect: move ensureDistinctSuccessors out of s [...] adds 48a9cf90439 [AMDGPU] Enable SEXT divergence driven selection. adds e8ac825f5b9 [AssumeBundles] Detection of Empty bundles adds a060a1782e2 [Alignment] Add alignTo with skew parameter adds 039c917b43b AMDGPU/GlobalISel: Fix asserting on gather4 intrinsics adds 60963fa6301 [HIP] Let clang recognize .hip extension adds f8dbe50e99b [docs] Remove outdated note about migration to Git adds 9cd8db1c80c [NFC][PowerPC] Add 2 test cases to early-ret.mir to test BL [...] adds 34b8a0d5998 [Verifier] Silence static analyzer null dereference warning [...] adds c9656a3b311 [DAGCombiner] matchRotateSub - handle shift amount truncation adds 704cd4d5d07 [clangd] Only minimally escape text when rendering to markdown. adds 08ab8c9af4d [NFC] Add UsedDeclVisitor adds 1f93b162fc6 Support repeated machine outlining adds 6e29846b29d [AMDGPU] Fix whole wavefront mode adds 76cf14035be [MLIR] Added llvm.fence adds b9f1b8be1cb Revert "Support repeated machine outlining" adds 5d90f886bc0 [clang][AArch64] readd support for 'p' inline asm constraint adds 585a3cc31bb Fix -Wdeprecated-copy-dtor and -Wdeprecated-dynamic-excepti [...] adds 9e2715aaaca [lldb] Remove template parameters from FunctionTemplateDecl names adds 98369178bc6 [SelectionDAGBuilder] Don't set MachinePointerInfo for gath [...] adds b6bcf728507 [OPENMP50]Mark expression in detach clause as firstprivate. adds 1bf0c993758 [ValueTracking][SVE] Fix isGEPKnownNonNull for scalable vector. adds 5267f5e6b4c [mlir] Add a hook to PatternRewriter to allow for patterns [...] adds 586565c514e [InstCombine] add tests for bool math; NFC adds be9e3d94165 [InstCombine] reduce demand-limited bool math to logic, part 2 adds 661c950630f [NFC][Attr TableGen] Emit Spelling Enum for Attr types if there >1 adds 768ead0a6ca [libc] Add a new rule `add_object`. adds 3d9e6c42f8c [libc++] Use env to set the tool's environment on Darwin adds 080dd10f7df Move RDF from Hexagon to Codegen adds 5555c04ba9f [gn build] Port 080dd10f7df adds 526c51e6fdc [DwarfDebug] Fix an assertion error when emitting call site [...] adds 51b78a3e06d [libc++] Bugfix to std::binomial_distribution<int> adds 2bd1ca28c1f [ELF][test] Delete unneeded --no-threads adds 17566573b29 [libc] Resolve race condition in sub-process test runner. adds a72ae99cf9d [SCCP] Split up callsite handling, only propagate result on [...] adds c48442c9f38 PR45207: Fix crash if constrained-type-specifier annotation [...] adds 36b8d02c8df [pstl] A hot fix for exclusive_scan (+ lost enable_if in de [...] adds 83989e69415 Don't call anyone lazy in the documentation. adds 1458bb92dff [lit] NFC: Fix typo in log statement adds c45eaeabb77 [Clang] Undef attribute for global variables adds 68224c19522 [TargetLowering] Only demand a rotation's modulo amount bits adds d177c36e5c4 Add some libc++ revisions to .git-blame-ignore-revs adds 7aa28995e87 [lldb/PlatformDarwin] Be more robust in computing the SDK p [...] adds 6a38e0e4f51 [MC] Recalculate fragment offsets after relaxation adds a4ef2a71d38 [libc++] Move some misplaced compile-time flags adds 9a65d683e02 [mlir] Add target for Shape dialect adds a2920c4ea99 [codegen] Fix one more case where `getGlobalDecl` should be [...] adds 31b7f0ed6a9 [clangd] Extend findTarget()'s dependent name heuristic to [...] adds 1d19b153955 Fix arm build broken by D74361 by dropping align from filec [...] adds 363dd3f394b [mlir][NFC] Rename QuantOps to Quant adds 4d60f47b082 [mlir][NFC] Renamed VectorOps to Vector adds 3829d85cc61 [lldb/PlatformDarwin] Return POSIX path from FindXcodeConte [...] adds cc691f3384c Disable loader-uninitialized tests on Windows adds 68f163df0ec [AMDGPU] Print DWARF register numbers in AMDGPUInstPrinter adds a11b3304188 [lldb/Bindings] Check that process isn't None before callin [...] adds c9b454a1b7e AMDGPU/GlobalISel: Fix verifier errors on image atomics adds f2f8bdc2b16 Fix `-Wunused-variable` warning. NFC. adds a9e05d5711a [libc] Add AOR testing dependencies for buildbot workers. adds 4e0fe038f43 Revert "Avoid emitting unreachable SP adjustments after `throw`" adds ab2dcff309f Support repeated machine outlining adds 7b166d51823 Revert "Support repeated machine outlining" adds 7ca473a27bd [MLIR] Add support for out of tree external projects using MLIR adds 2fae7878d55 [mlir][Vector] Mostly-NFC - Restructure options for lowerin [...] adds 3145427dd73 [mlir][NFC] Replace all usages of PatternMatchResult with L [...] adds bd0ca2627cf [mlir] Update DRR patterns to notify the rewriter why a pat [...] adds d577193c0f7 [DAGCombine] Respect the uses when combine FMA for a*b+/-c*d adds e7a811b3193 PR45133: Don't crash if the active member of a union change [...] adds 34d0d6ba74f [mlir][DialectConversion] Print the operation being legaliz [...] adds 9bca8fc4cf5 Revert "AMDGPU/GlobalISel: Fully handle 0 dmask case during [...] adds 4d35055635a [libc] Add sigaction adds 974d649f8ea CET for Exception Handle adds c3df69faa03 [Alignment][NFC] Deprecate getTransientStackAlignment adds bd763e2cf7c [clang] Fix crash on visiting null nestedNameSpecifier. adds ef56b55e129 [NFC][ARM] Add thumb triple to test adds 5672ae8d868 [SCCP] Use constant ranges for select, if cond is overdefined. adds cda2b0769f5 [InstCombine][X86] Tests for variable but in-range per-elem [...] adds 8d019cda851 Fix ac1d23ed7de01fb3 interaction with gold plugin adds 28c5d97beec [ARM,MVE] Add intrinsics and isel for MVE integer VMLA. adds 928776de923 [ARM,MVE] Add intrinsics for the VQDMLAH family. adds c5b81466c2b Reland D75470 [SVE] Auto-generate builtins and header for svld1. adds f4e495a18e8 [InstCombine][X86] simplifyX86varShift - convert variable i [...] adds 0db7244295b [SCCP] Precommit some additional tests for integer ranges. adds a0a3a9c5a83 [DebugInfo] Fix multi-byte entry values in call site values adds 940ba1465b2 Fix possible assertion when using PBQP with debug info adds 4788ca450fe [AArch64][SVE] Change pointer type of nontemporal load/stor [...] adds 9bdcd9bf443 [llvm][SVE] Addressing mode for FF/NF loads. adds b09cce07c7e [OPENMP50]Codegen for detach clause. adds db31e2e1e6c [lldb/Target] Support more than 2 symbols in StackFrameRecognizer adds a8901a03544 [mlir] NFC: Fix trivial typos in documents adds 6739805e24c [ARM] Track epilogue instructions with FrameDestroy flag (NFC) adds 4cf01ed75e3 [hip] Revise `GlobalDecl` constructors. NFC. adds 2aaafaf5005 [NFC] Add missing REQUIRES clause to a test adds 96b70809d95 [NFC][PowerPC] Add a new MIR file to test if-converter pass adds d000655a8cd [Alignment][NFC] Deprecate getMaxAlignment adds 73cea83a6f5 [IPRA][ARM] Spill extra registers at -Oz adds 85334b030a6 [NFCI][SCEV] Avoid recursion in SCEVExpander::isHighCostExp [...] adds f3e297d90fc Fix build with gcc 7.5 by adding a "redundant move" adds 4d506da91c4 Fix `warning: extra ‘;’` (NFC) adds 24c2e61362a [InstCombine][X86] Add additional demandedelts style test f [...] adds 3481062bc68 [lldb] [testsuite] Enable forgotten -gsplit-dwarf for 2 testfiles adds c21866476e1 [PowerPC][AIX] Implement by-val caller arguments in a singl [...] adds ef64ba83119 [InstCombine] GEPOperator::accumulateConstantOffset does no [...] adds dd12826808f [Syntax] Build template declaration nodes adds 9f981e9adf9 Reland "[gn build] (manually) port 8b409eaba" adds 06150e8356c [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds f57290ec57d [gn build] add rebase changes that should have been in 9f98 [...] adds d1a7bfca743 [AMDGPU] Fix AMDGPUUnifyDivergentExitNodes adds ea4597eef10 Reapply "AMDGPU/GlobalISel: Fully handle 0 dmask case durin [...] adds 4ea1baf6a0e AMDGPU: Initial, crude support for indirect calls adds fc2a5ef9c87 [NFC][PowerPC] Update test adds 642a424bc49 [gn build] remove a workaround that is no longer needed adds 04a309dd0be [libc] Adding memcpy implementation for x86_64 adds 881f5b5a7b2 Revert "[Syntax] Build template declaration nodes" adds e13d153c1b5 [ARM,MVE] Add intrinsics for the VQDMLAD family. adds e6a74803d4e [VPlan] Use underlying value for printing, if available. adds 0d896278c81 Support repeated machine outlining adds 1cc09dcefcc Add missing module map entry. adds 1e4ee0bfc52 [Dominators] Fixup comments in GenericDominatorTreeConstruc [...] adds dc5f9826396 [GlobalISel] Port some basic undef combines from DAGCombiner.cpp adds 9c6458ecf8c [InstSimplify] Add bitreverse/bswap vector tests adds 746bd860c9c Replace get*Alignment() methods with get*Align() equivalents. adds e009fad342c [PowerPC] Remove UB from PPCInstrInfo when handling rotates [...] adds f8e8f0a6038 [TSan] Support pointer authentication in setjmp/longjmp int [...] adds 6f79f80e6e4 [HIP] Fix duplicate clang -cc1 options on MSVC toolchain adds 1010c44b4c0 [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds 2f8894a5b8b [OPENMP50]Add support for extended device clause in target [...] adds ebec984e14a [AliasAnalysis] Misc fixes for checking aliasing with scala [...] adds 4e8830830ee [libc] Add a missing deps to the linux syscalls target. adds e225e770f7e [TableGen][GlobalISel] Rework RegisterBankEmitter for easie [...] adds e9f22fd4293 [TableGen][GlobalISel] Account for HwMode in RegisterBank r [...] adds 4be504a97f9 [mlir] Add support for detecting single use callables in th [...] adds b40ee7ff1b1 [lldb/MemoryHistoryAsan] Fix address resolution for recorde [...] adds 1e431322099 [mlir][LLVM] Add masked reads and writes. adds 6bdb0efa42b [InstSimplify] Regenerate OR tests adds 47ce1406c8e [InstSimplify] Add missing vector OR test to show lack of D [...] adds 9d40292a642 [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds 64a5e57a61b [mlir] Disable notifyMatchFailure in NDEBUG adds 498b53890d8 [SelectionDAGBuilder][FPEnv] Take into account SelectionDAG [...] adds 22c66c1a28c [JumpThreading] add a miscompile test based on discussion i [...] adds c682a605eb4 [Fuchsia] Include llvm-gsymutil tool in the Fuchsia toolchain adds e24e95fe900 Remove CompositeType class. adds 49bdfd888d3 [InstSimplify] Add missing vector masked add tests to show [...] adds 30ccc2e8d24 [libc++] Add missing visibility annotation for __base adds faba1d034a0 [LangRef] add explanatory text for select poison semantics [...] adds acaf1442226 [LangRef] fix formatting tick; NFC adds 00c1cd19349 [VPlan] Record underlying value for VPValues created by add [...] adds 9bb5685b216 [clang-tidy] misc-unconventional-assign-operator suggest to [...] adds ae7bda5dac7 [mlir][Linalg] Remove initial value for conditions. adds fd2c15e6024 [VPlan] Do not print mapping for Value2VPValue. adds 85bd4369610 [Host] Remove some code that's not needed anymore. adds 7b5d4669daa [MLIR] Allow global with an external linkage to include ini [...] adds 99336bf95ab [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds f3c857fae29 [OPENMP50]Add basic codegen support for ancestor device modifier. adds f951b0f82df [lit] Add builtin support for flaky tests in lit adds 14970669dde [lldb/Test] Add unittest for FileSpec::operator bool() adds 5ffb30fd6c7 [lldb/PlatformDarwin] Expose current toolchain and CL tools [...] adds 1365ab4b63b [clang-tidy] RenamerClangTidy now correctly renames `using [...] adds 47622efc6f0 [clang/test] Add test for DIFlagAllCallsDescribed under -gg [...] adds f18233dad46 Fix -fsanitize=array-bound to treat T[0] union members as f [...] adds d8061456bcc [LangRef] fix typo in select poison explanation; NFC adds c69a4d6bef0 [SelectionDAG] When splitting gathers/scatters in type lega [...] adds 3b35f9d8b51 [mlir][spirv] Use memref memory space for storage class adds 67e8690e53c [mlir][spirv] Let SPIRVConversionTarget consider type availability adds 58df5e6d9ad [mlir][spirv] Plumbing target environment into type converter adds f741b8eabed [mlir][spirv] Move type checks from dialect class to type h [...] adds 9efb4b40232 [mlir][spirv] Make SPIRVTypeConverter target environment aware adds ffd4583c6ae [mlir][spirv] Change standard op patterns to consider type [...] adds 73431a492ba [mlir][spirv] Consolidate std.constant to spv.constant conversions adds 62201763c54 Fix crash in check-mlir due to 08ab8c9af4dd27cb306b449edc9a [...] adds f0ca0a25388 [AppleObjCRuntimeV2] Rewrite GetClassDescriptor, reducing i [...] adds b72e13c242d [MLIR] Deduplicate dialect registration by ClassID adds cd1212deffb [mlir] Introduced CallOp Dialect Conversion adds aacf022cd57 [PowerPC] add IR level isFMAFasterThanFMulAndFAdd - NFC And [...] adds 52b2bae777f [lldb/testsuite] Skip TestEmptyStdModule.py if using a remo [...] adds c182be211a4 [lldb/testsuite] Tweak TestBreakpointLocations.py to pass f [...] adds 127b9d9d774 [lldb/testsuite] Apply @skipIfDarwinEmbedded to part of Tes [...] adds 71db787c458 [lldb/testsuite] Rewrite TestThreadLocal.py adds acd641c19d6 [lldb/testsuite] Slightly rework TestHiddenIvars.py adds 59918d3793a [lldb/testsuite] Make TestObjCIvarStripped.py working with [...] adds 79a7ed92a9b CFGDiff: Simplify/common the begin/end implementations to u [...] adds 2ea5495759f [InstCombine][SVE] Fix InstCombiner::visitAllocaInst for sc [...] adds b58f6bb1207 Add a test for UsedDeclVisitor adds f528df8e269 Revert "Add a test for UsedDeclVisitor" adds 3f85134d710 [PowerPC] implement target hook isProfitableToHoist adds 2c1ba63edee [mlir] Change missed usage PatternMatchResult to LogicalResult adds e778db6d721 recommit b58f6bb1207521cdf6a856004525d7bffa5f2153 adds 5d881dd8a8b Update so debugserver can be built on macos again with xcodebuild. No new revisions were added by this update. Summary of changes: .git-blame-ignore-revs | 6 + clang-tools-extra/clang-tidy/CMakeLists.txt | 2 + .../clang-tidy/ClangTidyForceLinker.h | 5 + .../abseil/DurationUnnecessaryConversionCheck.cpp | 47 +- .../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 + .../clang-tidy/bugprone/CMakeLists.txt | 1 + .../clang-tidy/bugprone/SignedCharMisuseCheck.cpp | 112 +- .../clang-tidy/bugprone/SignedCharMisuseCheck.h | 17 +- .../clang-tidy/bugprone/SuspiciousIncludeCheck.cpp | 108 + .../clang-tidy/bugprone/SuspiciousIncludeCheck.h | 57 + .../AvoidNonConstGlobalVariablesCheck.cpp | 67 + .../AvoidNonConstGlobalVariablesCheck.h | 35 + .../clang-tidy/cppcoreguidelines/CMakeLists.txt | 1 + .../CppCoreGuidelinesTidyModule.cpp | 3 + .../SpecialMemberFunctionsCheck.cpp | 51 +- .../SpecialMemberFunctionsCheck.h | 15 +- .../clang-tidy/llvmlibc/CMakeLists.txt | 15 + .../clang-tidy/llvmlibc/LLVMLibcTidyModule.cpp | 37 + .../llvmlibc/RestrictSystemLibcHeadersCheck.cpp | 73 + .../llvmlibc/RestrictSystemLibcHeadersCheck.h | 35 + .../misc/UnconventionalAssignOperatorCheck.cpp | 5 +- .../clang-tidy/modernize/LoopConvertCheck.cpp | 7 +- .../clang-tidy/utils/FileExtensionsUtils.cpp | 15 +- .../clang-tidy/utils/FileExtensionsUtils.h | 12 + .../clang-tidy/utils/RenamerClangTidyCheck.cpp | 5 + clang-tools-extra/clangd/FindSymbols.cpp | 32 +- clang-tools-extra/clangd/FindSymbols.h | 6 +- clang-tools-extra/clangd/FindTarget.cpp | 6 + clang-tools-extra/clangd/FormattedString.cpp | 151 +- clang-tools-extra/clangd/FormattedString.h | 2 + clang-tools-extra/clangd/Preamble.cpp | 12 +- clang-tools-extra/clangd/Preamble.h | 3 +- clang-tools-extra/clangd/Protocol.cpp | 19 +- clang-tools-extra/clangd/TUScheduler.cpp | 4 +- clang-tools-extra/clangd/XRefs.cpp | 176 +- clang-tools-extra/clangd/XRefs.h | 15 + .../clangd/unittests/FileIndexTests.cpp | 20 +- .../clangd/unittests/FormattedStringTests.cpp | 99 +- clang-tools-extra/clangd/unittests/HoverTests.cpp | 2 +- .../clangd/unittests/SelectionTests.cpp | 8 + clang-tools-extra/clangd/unittests/TestTU.cpp | 3 +- clang-tools-extra/clangd/unittests/XRefsTests.cpp | 118 +- clang-tools-extra/docs/ReleaseNotes.rst | 23 + .../abseil-duration-unnecessary-conversion.rst | 11 + .../checks/bugprone-signed-char-misuse.rst | 67 +- .../checks/bugprone-suspicious-include.rst | 32 + ...guidelines-avoid-non-const-global-variables.rst | 38 + .../cppcoreguidelines-special-member-functions.rst | 17 +- clang-tools-extra/docs/clang-tidy/checks/list.rst | 3 + .../llvmlibc-restrict-system-libc-headers.rst | 20 + clang-tools-extra/docs/clang-tidy/index.rst | 1 + .../clang-tidy/checkers/Inputs/Headers/a} | 0 .../clang-tidy/checkers/Inputs/Headers/a.cpp} | 0 .../clang-tidy/checkers/Inputs/Headers/a.hpp} | 0 .../clang-tidy/checkers/Inputs/Headers/c.c} | 0 .../clang-tidy/checkers/Inputs/Headers/c.cc} | 0 .../clang-tidy/checkers/Inputs/Headers/c.cxx} | 0 .../clang-tidy/checkers/Inputs/Headers/i.cpp} | 0 .../Inputs/llvmlibc/resource/include/stdatomic.h} | 0 .../resource/include}/stddef.h | 0 .../system}/math.h | 0 .../system}/stdio.h | 0 .../system}/stdlib.h | 0 .../system}/string.h | 0 .../checkers/Inputs/llvmlibc/transitive.h | 0 .../abseil-duration-unnecessary-conversion.cpp | 40 + .../checkers/bugprone-signed-char-misuse.cpp | 86 + .../checkers/bugprone-suspicious-include.cpp | 24 + ...guidelines-avoid-non-const-global-variables.cpp | 237 + ...ons-allow-missing-move-when-copy-is-deleted.cpp | 49 + ...ibc-restrict-system-libc-headers-transitive.cpp | 8 + .../llvmlibc-restrict-system-libc-headers.cpp | 13 + ...isc-unconventional-assign-operator-precxx11.cpp | 6 + .../checkers/readability-identifier-naming.cpp | 5 + clang/cmake/caches/CrossWinToARMLinux.cmake | 11 + clang/cmake/caches/Fuchsia-stage2.cmake | 1 + clang/docs/HowToSetupToolingForLLVM.rst | 2 +- clang/docs/ReleaseNotes.rst | 10 + clang/include/clang/AST/ASTContext.h | 6 + clang/include/clang/AST/Attr.h | 3 +- clang/include/clang/AST/CanonicalType.h | 2 + clang/include/clang/AST/ComputeDependence.h | 182 + clang/include/clang/AST/DeclCXX.h | 22 +- clang/include/clang/AST/DeclTemplate.h | 4 + clang/include/clang/AST/DependenceFlags.h | 145 + clang/include/clang/AST/DependencyFlags.h | 138 - clang/include/clang/AST/Expr.h | 349 +- clang/include/clang/AST/ExprCXX.h | 222 +- clang/include/clang/AST/ExprObjC.h | 168 +- clang/include/clang/AST/ExprOpenMP.h | 19 +- clang/include/clang/AST/GlobalDecl.h | 22 +- clang/include/clang/AST/NestedNameSpecifier.h | 2 +- clang/include/clang/AST/OpenMPClause.h | 90 +- clang/include/clang/AST/RecursiveASTVisitor.h | 6 + clang/include/clang/AST/Stmt.h | 2 +- clang/include/clang/AST/TemplateBase.h | 5 +- clang/include/clang/AST/TemplateName.h | 2 +- clang/include/clang/AST/Type.h | 11 +- clang/include/clang/Basic/AArch64SVEACLETypes.def | 28 +- clang/include/clang/Basic/Attr.td | 149 +- clang/include/clang/Basic/AttrDocs.td | 23 + clang/include/clang/Basic/Builtins.def | 1 + clang/include/clang/Basic/BuiltinsSVE.def | 20 + clang/include/clang/Basic/CMakeLists.txt | 10 +- clang/include/clang/Basic/CodeGenOptions.def | 1 + clang/include/clang/Basic/DiagnosticASTKinds.td | 3 + clang/include/clang/Basic/DiagnosticGroups.td | 3 +- clang/include/clang/Basic/DiagnosticParseKinds.td | 26 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 88 +- clang/include/clang/Basic/LangOptions.def | 1 + clang/include/clang/Basic/OpenMPKinds.def | 10 + clang/include/clang/Basic/OpenMPKinds.h | 7 + clang/include/clang/Basic/TargetBuiltins.h | 49 + clang/include/clang/Basic/arm_mve.td | 61 + clang/include/clang/Basic/arm_sve.td | 139 + clang/include/clang/Driver/CC1Options.td | 2 + clang/include/clang/Driver/Options.td | 2 + clang/include/clang/Parse/Parser.h | 25 +- clang/include/clang/Sema/DeclSpec.h | 8 +- clang/include/clang/Sema/Sema.h | 94 +- clang/include/clang/Tooling/Syntax/Nodes.h | 136 +- clang/include/clang/module.modulemap | 1 + clang/lib/AST/ASTContext.cpp | 55 +- clang/lib/AST/ASTImporter.cpp | 5 +- clang/lib/AST/AttrImpl.cpp | 147 + clang/lib/AST/CMakeLists.txt | 1 + clang/lib/AST/ComputeDependence.cpp | 701 + clang/lib/AST/DeclBase.cpp | 5 +- clang/lib/AST/DeclObjC.cpp | 18 +- clang/lib/AST/Expr.cpp | 339 +- clang/lib/AST/ExprCXX.cpp | 221 +- clang/lib/AST/ExprConcepts.cpp | 66 +- clang/lib/AST/ExprConstant.cpp | 36 +- clang/lib/AST/ExprObjC.cpp | 43 +- clang/lib/AST/ItaniumMangle.cpp | 10 +- clang/lib/AST/Mangle.cpp | 2 +- clang/lib/AST/NestedNameSpecifier.cpp | 2 +- clang/lib/AST/OpenMPClause.cpp | 14 + clang/lib/AST/StmtProfile.cpp | 5 + clang/lib/AST/TemplateBase.cpp | 2 +- clang/lib/AST/TemplateName.cpp | 2 +- clang/lib/AST/Type.cpp | 16 + clang/lib/Basic/OpenMPKinds.cpp | 21 +- clang/lib/Basic/TargetInfo.cpp | 14 + clang/lib/Basic/Targets/AArch64.cpp | 18 +- clang/lib/Basic/Targets/AArch64.h | 15 + clang/lib/CodeGen/BackendUtil.cpp | 17 + clang/lib/CodeGen/CGBuiltin.cpp | 144 +- clang/lib/CodeGen/CGCall.cpp | 10 +- clang/lib/CodeGen/CGCoroutine.cpp | 6 +- clang/lib/CodeGen/CGDebugInfo.cpp | 15 +- clang/lib/CodeGen/CGDecl.cpp | 4 +- clang/lib/CodeGen/CGExpr.cpp | 12 +- clang/lib/CodeGen/CGLoopInfo.cpp | 1 + clang/lib/CodeGen/CGObjCMac.cpp | 5 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 99 +- clang/lib/CodeGen/CGOpenMPRuntime.h | 33 +- clang/lib/CodeGen/CGStmt.cpp | 15 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 50 +- clang/lib/CodeGen/CodeGenFunction.cpp | 10 +- clang/lib/CodeGen/CodeGenFunction.h | 6 + clang/lib/CodeGen/CodeGenModule.cpp | 11 +- clang/lib/CodeGen/CodeGenModule.h | 3 - clang/lib/CodeGen/TargetInfo.cpp | 4 + clang/lib/Driver/ToolChains/Clang.cpp | 8 + clang/lib/Driver/ToolChains/Cuda.cpp | 32 +- clang/lib/Driver/ToolChains/Cuda.h | 6 + clang/lib/Driver/ToolChains/Hexagon.cpp | 3 +- clang/lib/Driver/ToolChains/MSVC.cpp | 6 +- clang/lib/Driver/ToolChains/PS4CPU.cpp | 8 +- clang/lib/Frontend/CompilerInvocation.cpp | 5 +- clang/lib/Frontend/FrontendOptions.cpp | 1 + clang/lib/Frontend/Rewrite/RewriteModernObjC.cpp | 5 +- clang/lib/Headers/CMakeLists.txt | 2 + clang/lib/Headers/module.modulemap | 6 + clang/lib/Lex/Pragma.cpp | 3 + clang/lib/Parse/ParseDecl.cpp | 14 +- clang/lib/Parse/ParseOpenMP.cpp | 42 +- clang/lib/Parse/ParseStmtAsm.cpp | 133 +- clang/lib/Parse/ParseTemplate.cpp | 3 +- clang/lib/Parse/Parser.cpp | 10 +- clang/lib/Sema/OpenCLBuiltins.td | 41 + clang/lib/Sema/SemaDecl.cpp | 111 +- clang/lib/Sema/SemaDeclAttr.cpp | 23 +- clang/lib/Sema/SemaDeclCXX.cpp | 144 +- clang/lib/Sema/SemaExceptionSpec.cpp | 8 + clang/lib/Sema/SemaExpr.cpp | 194 +- clang/lib/Sema/SemaExprCXX.cpp | 11 +- clang/lib/Sema/SemaLambda.cpp | 3 +- clang/lib/Sema/SemaOpenMP.cpp | 308 +- clang/lib/Sema/SemaOverload.cpp | 2 +- clang/lib/Sema/SemaPseudoObject.cpp | 15 +- clang/lib/Sema/SemaTemplate.cpp | 21 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 2 +- clang/lib/Sema/SemaType.cpp | 45 +- clang/lib/Sema/TreeTransform.h | 36 +- clang/lib/Sema/UsedDeclVisitor.h | 90 + clang/lib/Serialization/ASTReader.cpp | 10 + clang/lib/Serialization/ASTReaderStmt.cpp | 2 +- clang/lib/Serialization/ASTWriter.cpp | 7 + .../Checkers/StdLibraryFunctionsChecker.cpp | 195 +- clang/lib/Tooling/Syntax/BuildTree.cpp | 311 +- clang/lib/Tooling/Syntax/Nodes.cpp | 94 + clang/test/AST/ast-dump-openmp-task.c | 22 +- clang/test/AST/ast-dump-openmp-taskloop-simd.c | 430 +- clang/test/AST/ast-dump-openmp-taskloop.c | 430 +- .../test/CXX/class.derived/class.abstract/p16.cpp | 6 +- clang/test/CXX/special/class.dtor/p5-0x.cpp | 13 +- clang/test/CodeGen/aarch64-sve-inline-asm-crash.c | 24 + .../CodeGen/aarch64-sve-inline-asm-datatypes.c | 252 + .../CodeGen/aarch64-sve-inline-asm-negative-test.c | 21 + .../CodeGen/aarch64-sve-intrinsics/acle_sve_ld1.c | 83 + clang/test/CodeGen/arm-mve-intrinsics/ternary.c | 645 + clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c | 677 + clang/test/CodeGen/attr-loader-uninitialized.c | 25 + clang/test/CodeGen/bounds-checking.c | 22 +- clang/test/CodeGen/debug-info-extern-call.c | 2 +- clang/test/CodeGen/debug-info-sysroot-sdk.c | 16 + clang/test/CodeGen/debug-info-sysroot.c | 15 - clang/test/CodeGen/fp16-ops.c | 13 + clang/test/CodeGen/inline-asm-mixed-style.c | 5 - clang/test/CodeGen/inline-asm-p-constraint.c | 6 + clang/test/CodeGen/mdouble.c | 13 + clang/test/CodeGenCUDA/amdgpu-kernel-attrs.cu | 2 +- clang/test/CodeGenCUDA/hip-pinned-shadow.cu | 27 - clang/test/CodeGenCUDA/hip-pinned-shadow.hip | 27 + .../test/CodeGenCXX/attr-loader-uninitialized.cpp | 30 + .../CodeGenCXX/dbg-info-all-calls-described.cpp | 22 +- clang/test/CodeGenCXX/used-decl-visitor.cpp | 18 + .../coro-return-voidtype-initlist.cpp | 81 + clang/test/Driver/clang_f_opts.c | 8 - clang/test/Driver/cuda-version-check.cu | 5 + clang/test/Driver/fmerge-constants.c | 6 + clang/test/Driver/hexagon-toolchain-elf.c | 10 + clang/test/Driver/hip-autolink.hip | 4 +- clang/test/Driver/hip-default-gpu-arch.hip | 2 +- clang/test/Driver/hip-device-libs.hip | 6 +- clang/test/Driver/hip-host-cpu-features.hip | 6 +- clang/test/Driver/hip-no-device-libs.hip | 2 +- clang/test/Driver/hip-options.hip | 5 + clang/test/Driver/hip-output-file-name.hip | 2 +- clang/test/Driver/hip-printf.hip | 2 +- clang/test/Driver/hip-save-temps.hip | 8 +- clang/test/Driver/hip-syntax-only.hip | 2 +- clang/test/Driver/hip-toolchain-features.hip | 12 +- clang/test/Driver/hip-toolchain-mllvm.hip | 2 +- clang/test/Driver/hip-toolchain-opt.hip | 16 +- clang/test/Driver/mdouble.c | 7 + clang/test/Driver/memtag.c | 23 + clang/test/Driver/ps4-runtime-flags.c | 5 + ...pragma-attribute-supported-attributes-list.test | 1 + .../master_taskloop_firstprivate_codegen.cpp | 90 +- .../master_taskloop_in_reduction_codegen.cpp | 8 +- .../OpenMP/master_taskloop_reduction_codegen.cpp | 2 +- clang/test/OpenMP/master_taskloop_simd_codegen.cpp | 4 +- .../master_taskloop_simd_firstprivate_codegen.cpp | 84 +- .../master_taskloop_simd_in_reduction_codegen.cpp | 8 +- .../master_taskloop_simd_reduction_codegen.cpp | 2 +- ...rallel_master_taskloop_firstprivate_codegen.cpp | 84 +- ...arallel_master_taskloop_lastprivate_codegen.cpp | 2 +- .../parallel_master_taskloop_reduction_codegen.cpp | 2 +- ...l_master_taskloop_simd_firstprivate_codegen.cpp | 86 +- ...el_master_taskloop_simd_lastprivate_codegen.cpp | 2 +- ...llel_master_taskloop_simd_reduction_codegen.cpp | 2 +- clang/test/OpenMP/target_ast_print.cpp | 18 +- clang/test/OpenMP/target_data_device_messages.cpp | 5 +- clang/test/OpenMP/target_device_codegen.cpp | 50 + clang/test/OpenMP/target_device_messages.cpp | 14 +- .../OpenMP/target_enter_data_device_messages.cpp | 5 +- .../OpenMP/target_exit_data_device_messages.cpp | 5 +- .../test/OpenMP/target_update_device_messages.cpp | 5 +- clang/test/OpenMP/task_ast_print.cpp | 23 +- clang/test/OpenMP/task_codegen.c | 12 +- clang/test/OpenMP/task_firstprivate_codegen.cpp | 111 +- clang/test/OpenMP/task_in_reduction_codegen.cpp | 8 +- clang/test/OpenMP/task_messages.cpp | 47 +- .../test/OpenMP/taskloop_firstprivate_codegen.cpp | 92 +- .../test/OpenMP/taskloop_in_reduction_codegen.cpp | 8 +- clang/test/OpenMP/taskloop_reduction_codegen.cpp | 2 +- clang/test/OpenMP/taskloop_simd_codegen.cpp | 4 +- .../OpenMP/taskloop_simd_firstprivate_codegen.cpp | 88 +- .../OpenMP/taskloop_simd_in_reduction_codegen.cpp | 8 +- .../OpenMP/taskloop_simd_reduction_codegen.cpp | 2 +- clang/test/Parser/asm-qualifiers.c | 59 + clang/test/Parser/asm.c | 6 - clang/test/Parser/cxx-template-decl.cpp | 10 + clang/test/Sema/aarch64-sve-types.c | 61 +- clang/test/Sema/asm.c | 3 - clang/test/Sema/attr-loader-uninitialized.c | 37 + clang/test/Sema/attr-loader-uninitialized.cpp | 60 + clang/test/Sema/no-builtin.cpp | 4 +- clang/test/Sema/sizeless-1.c | 278 + clang/test/SemaCXX/PR9572.cpp | 7 +- clang/test/SemaCXX/compare-cxx2a.cpp | 6 + clang/test/SemaCXX/constant-expression-cxx2a.cpp | 35 + .../test/SemaCXX/cxx0x-cursory-default-delete.cpp | 6 + clang/test/SemaCXX/cxx2a-consteval.cpp | 52 + clang/test/SemaCXX/invalid-member-expr.cpp | 1 + clang/test/SemaCXX/member-pointer-ms.cpp | 4 +- clang/test/SemaCXX/sizeless-1.cpp | 592 + clang/test/SemaCXX/typo-correction.cpp | 5 +- clang/test/SemaCXX/virtual-base-used.cpp | 7 +- .../ms-lookup-template-base-classes.cpp | 1 + clang/test/SemaTemplate/undeclared-template.cpp | 9 + .../tools/clang-fuzzer/handle-llvm/handle_llvm.cpp | 32 +- clang/tools/driver/driver.cpp | 22 +- clang/tools/libclang/CIndex.cpp | 4 + clang/unittests/AST/CMakeLists.txt | 2 + clang/unittests/AST/DeclTest.cpp | 10 +- clang/unittests/AST/SizelessTypesTest.cpp | 82 + clang/unittests/AST/SourceLocationTest.cpp | 58 +- clang/unittests/CodeGen/CodeGenExternalTest.cpp | 2 +- clang/unittests/Tooling/Syntax/TreeTest.cpp | 730 +- clang/utils/TableGen/CMakeLists.txt | 1 + clang/utils/TableGen/ClangAttrEmitter.cpp | 346 +- clang/utils/TableGen/SveEmitter.cpp | 743 + clang/utils/TableGen/TableGen.cpp | 24 + clang/utils/TableGen/TableGenBackends.h | 5 + .../sanitizer_common_interceptors.inc | 9 +- .../sanitizer_platform_limits_netbsd.cpp | 41 + .../tests/sanitizer_pthread_wrappers.h | 6 +- compiler-rt/lib/tsan/rtl/tsan_platform_mac.cpp | 8 + compiler-rt/test/asan/TestCases/Posix/no-fd.cpp | 5 +- debuginfo-tests/dexter/dex/dextIR/DextIR.py | 4 + debuginfo-tests/llgdb-tests/apple-accel.cpp | 4 +- libc/AOR_v20.02/Makefile | 90 + libc/AOR_v20.02/README.md | 6 + libc/AOR_v20.02/config.mk | 70 + libc/AOR_v20.02/config.mk.dist | 68 + libc/AOR_v20.02/math/Dir.mk | 111 + libc/AOR_v20.02/math/cosf.c | 64 + libc/AOR_v20.02/math/exp.c | 177 + libc/AOR_v20.02/math/exp2.c | 144 + libc/AOR_v20.02/math/exp2f.c | 81 + libc/AOR_v20.02/math/exp2f_data.c | 79 + libc/AOR_v20.02/math/exp_data.c | 1121 + libc/AOR_v20.02/math/expf.c | 92 + libc/AOR_v20.02/math/include/mathlib.h | 101 + libc/AOR_v20.02/math/log.c | 163 + libc/AOR_v20.02/math/log2.c | 142 + libc/AOR_v20.02/math/log2_data.c | 210 + libc/AOR_v20.02/math/log2f.c | 81 + libc/AOR_v20.02/math/log2f_data.c | 34 + libc/AOR_v20.02/math/log_data.c | 512 + libc/AOR_v20.02/math/logf.c | 80 + libc/AOR_v20.02/math/logf_data.c | 34 + libc/AOR_v20.02/math/math_config.h | 420 + libc/AOR_v20.02/math/math_err.c | 81 + libc/AOR_v20.02/math/math_errf.c | 67 + libc/AOR_v20.02/math/pow.c | 381 + libc/AOR_v20.02/math/pow_log_data.c | 185 + libc/AOR_v20.02/math/powf.c | 222 + libc/AOR_v20.02/math/powf_log2_data.c | 35 + libc/AOR_v20.02/math/s_cos.c | 7 + libc/AOR_v20.02/math/s_cosf.c | 7 + libc/AOR_v20.02/math/s_exp.c | 7 + libc/AOR_v20.02/math/s_exp2f.c | 7 + libc/AOR_v20.02/math/s_exp2f_1u.c | 7 + libc/AOR_v20.02/math/s_expf.c | 7 + libc/AOR_v20.02/math/s_expf_1u.c | 7 + libc/AOR_v20.02/math/s_log.c | 7 + libc/AOR_v20.02/math/s_logf.c | 7 + libc/AOR_v20.02/math/s_pow.c | 7 + libc/AOR_v20.02/math/s_powf.c | 7 + libc/AOR_v20.02/math/s_sin.c | 7 + libc/AOR_v20.02/math/s_sinf.c | 7 + libc/AOR_v20.02/math/sincosf.c | 80 + libc/AOR_v20.02/math/sincosf.h | 154 + libc/AOR_v20.02/math/sincosf_data.c | 64 + libc/AOR_v20.02/math/sinf.c | 68 + libc/AOR_v20.02/math/test/mathbench.c | 772 + libc/AOR_v20.02/math/test/mathtest.c | 1702 + libc/AOR_v20.02/math/test/rtest/dotest.c | 2168 ++ libc/AOR_v20.02/math/test/rtest/intern.h | 92 + libc/AOR_v20.02/math/test/rtest/main.c | 335 + libc/AOR_v20.02/math/test/rtest/random.c | 100 + libc/AOR_v20.02/math/test/rtest/random.h | 13 + libc/AOR_v20.02/math/test/rtest/semi.c | 906 + libc/AOR_v20.02/math/test/rtest/semi.h | 54 + libc/AOR_v20.02/math/test/rtest/types.h | 26 + libc/AOR_v20.02/math/test/rtest/wrappers.c | 262 + libc/AOR_v20.02/math/test/rtest/wrappers.h | 115 + libc/AOR_v20.02/math/test/runulp.sh | 295 + .../math/test/testcases/directed/cosf.tst | 26 + .../math/test/testcases/directed/exp.tst | 32 + .../math/test/testcases/directed/exp2.tst | 31 + .../math/test/testcases/directed/exp2f.tst | 26 + .../math/test/testcases/directed/expf.tst | 24 + .../math/test/testcases/directed/log.tst | 22 + .../math/test/testcases/directed/log2.tst | 22 + .../math/test/testcases/directed/log2f.tst | 28 + .../math/test/testcases/directed/logf.tst | 70 + .../math/test/testcases/directed/pow.tst | 1419 + .../math/test/testcases/directed/powf.tst | 247 + .../math/test/testcases/directed/sincosf.tst | 52 + .../math/test/testcases/directed/sinf.tst | 29 + .../math/test/testcases/random/double.tst | 11 + .../math/test/testcases/random/float.tst | 16 + libc/AOR_v20.02/math/test/traces/exp.txt | 16000 ++++++++++ libc/AOR_v20.02/math/test/traces/sincosf.txt | 31999 +++++++++++++++++++ libc/AOR_v20.02/math/test/ulp.c | 852 + libc/AOR_v20.02/math/test/ulp.h | 363 + libc/AOR_v20.02/math/tools/cos.sollya | 32 + libc/AOR_v20.02/math/tools/exp.sollya | 36 + libc/AOR_v20.02/math/tools/exp2.sollya | 49 + libc/AOR_v20.02/math/tools/log.sollya | 36 + libc/AOR_v20.02/math/tools/log2.sollya | 43 + libc/AOR_v20.02/math/tools/log2_abs.sollya | 42 + libc/AOR_v20.02/math/tools/log_abs.sollya | 36 + libc/AOR_v20.02/math/tools/plot.py | 62 + libc/AOR_v20.02/math/tools/remez.jl | 1335 + libc/AOR_v20.02/math/tools/sin.sollya | 38 + libc/AOR_v20.02/math/tools/v_exp.sollya | 31 + libc/AOR_v20.02/math/tools/v_log.sollya | 35 + libc/AOR_v20.02/math/tools/v_sin.sollya | 37 + libc/AOR_v20.02/math/v_cos.c | 88 + libc/AOR_v20.02/math/v_cosf.c | 77 + libc/AOR_v20.02/math/v_exp.c | 95 + libc/AOR_v20.02/math/v_exp.h | 15 + libc/AOR_v20.02/math/v_exp2f.c | 79 + libc/AOR_v20.02/math/v_exp2f_1u.c | 76 + libc/AOR_v20.02/math/v_exp_data.c | 404 + libc/AOR_v20.02/math/v_expf.c | 84 + libc/AOR_v20.02/math/v_expf_1u.c | 81 + libc/AOR_v20.02/math/v_log.c | 105 + libc/AOR_v20.02/math/v_log.h | 19 + libc/AOR_v20.02/math/v_log_data.c | 159 + libc/AOR_v20.02/math/v_logf.c | 74 + libc/AOR_v20.02/math/v_math.h | 642 + libc/AOR_v20.02/math/v_pow.c | 28 + libc/AOR_v20.02/math/v_powf.c | 236 + libc/AOR_v20.02/math/v_sin.c | 87 + libc/AOR_v20.02/math/v_sinf.c | 76 + libc/AOR_v20.02/math/vn_cos.c | 13 + libc/AOR_v20.02/math/vn_cosf.c | 13 + libc/AOR_v20.02/math/vn_exp.c | 13 + libc/AOR_v20.02/math/vn_exp2f.c | 13 + libc/AOR_v20.02/math/vn_exp2f_1u.c | 12 + libc/AOR_v20.02/math/vn_expf.c | 13 + libc/AOR_v20.02/math/vn_expf_1u.c | 12 + libc/AOR_v20.02/math/vn_log.c | 13 + libc/AOR_v20.02/math/vn_logf.c | 13 + libc/AOR_v20.02/math/vn_pow.c | 13 + libc/AOR_v20.02/math/vn_powf.c | 13 + libc/AOR_v20.02/math/vn_sin.c | 13 + libc/AOR_v20.02/math/vn_sinf.c | 13 + libc/AOR_v20.02/networking/Dir.mk | 77 + libc/AOR_v20.02/networking/aarch64/chksum_simd.c | 147 + libc/AOR_v20.02/networking/arm/chksum_simd.c | 150 + libc/AOR_v20.02/networking/chksum.c | 82 + libc/AOR_v20.02/networking/chksum_common.h | 133 + libc/AOR_v20.02/networking/include/networking.h | 15 + libc/AOR_v20.02/networking/test/chksum.c | 382 + libc/AOR_v20.02/string/Dir.mk | 101 + libc/AOR_v20.02/string/aarch64/check-arch.S | 11 + libc/AOR_v20.02/string/aarch64/memchr-sve.S | 65 + libc/AOR_v20.02/string/aarch64/memchr.S | 144 + libc/AOR_v20.02/string/aarch64/memcmp-sve.S | 51 + libc/AOR_v20.02/string/aarch64/memcmp.S | 134 + libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S | 202 + libc/AOR_v20.02/string/aarch64/memcpy.S | 240 + libc/AOR_v20.02/string/aarch64/memset.S | 115 + libc/AOR_v20.02/string/aarch64/stpcpy-sve.S | 11 + libc/AOR_v20.02/string/aarch64/stpcpy.S | 11 + libc/AOR_v20.02/string/aarch64/strchr-mte.S | 131 + libc/AOR_v20.02/string/aarch64/strchr-sve.S | 72 + libc/AOR_v20.02/string/aarch64/strchr.S | 132 + libc/AOR_v20.02/string/aarch64/strchrnul-sve.S | 10 + libc/AOR_v20.02/string/aarch64/strchrnul.S | 117 + libc/AOR_v20.02/string/aarch64/strcmp-sve.S | 60 + libc/AOR_v20.02/string/aarch64/strcmp.S | 171 + libc/AOR_v20.02/string/aarch64/strcpy-sve.S | 72 + libc/AOR_v20.02/string/aarch64/strcpy.S | 309 + libc/AOR_v20.02/string/aarch64/strlen-mte.S | 186 + libc/AOR_v20.02/string/aarch64/strlen-sve.S | 58 + libc/AOR_v20.02/string/aarch64/strlen.S | 207 + libc/AOR_v20.02/string/aarch64/strncmp-sve.S | 69 + libc/AOR_v20.02/string/aarch64/strncmp.S | 262 + libc/AOR_v20.02/string/aarch64/strnlen-sve.S | 75 + libc/AOR_v20.02/string/aarch64/strnlen.S | 156 + libc/AOR_v20.02/string/aarch64/strrchr-sve.S | 86 + libc/AOR_v20.02/string/aarch64/strrchr.S | 148 + libc/AOR_v20.02/string/arm/check-arch.S | 11 + libc/AOR_v20.02/string/arm/memchr.S | 134 + libc/AOR_v20.02/string/arm/memcpy.S | 588 + libc/AOR_v20.02/string/arm/memset.S | 100 + libc/AOR_v20.02/string/arm/strcmp-armv6m.S | 118 + libc/AOR_v20.02/string/arm/strcmp.S | 477 + libc/AOR_v20.02/string/arm/strcpy.c | 134 + libc/AOR_v20.02/string/arm/strlen-armv6t2.S | 125 + libc/AOR_v20.02/string/asmdefs.h | 32 + libc/AOR_v20.02/string/include/stringlib.h | 58 + libc/AOR_v20.02/string/test/memchr.c | 94 + libc/AOR_v20.02/string/test/memcmp.c | 97 + libc/AOR_v20.02/string/test/memcpy.c | 99 + libc/AOR_v20.02/string/test/memmove.c | 145 + libc/AOR_v20.02/string/test/memset.c | 112 + libc/AOR_v20.02/string/test/stpcpy.c | 99 + libc/AOR_v20.02/string/test/strchr.c | 99 + libc/AOR_v20.02/string/test/strchrnul.c | 100 + libc/AOR_v20.02/string/test/strcmp.c | 104 + libc/AOR_v20.02/string/test/strcpy.c | 100 + libc/AOR_v20.02/string/test/strlen.c | 92 + libc/AOR_v20.02/string/test/strncmp.c | 104 + libc/AOR_v20.02/string/test/strnlen.c | 94 + libc/AOR_v20.02/string/test/strrchr.c | 98 + libc/AOR_v20.02/string/x86_64/check-arch.S | 11 + libc/CMakeLists.txt | 1 + libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake | 180 +- libc/cmake/modules/LLVMLibCRules.cmake | 81 +- libc/cmake/modules/cpu_features/check_avx.cpp | 8 - libc/cmake/modules/cpu_features/check_avx512f.cpp | 8 - .../modules/cpu_features/check_cpu_features.cpp.in | 29 + libc/cmake/modules/cpu_features/check_sse.cpp | 8 - libc/cmake/modules/cpu_features/check_sse2.cpp | 8 - libc/config/linux/CMakeLists.txt | 2 + libc/config/linux/api.td | 19 + libc/config/linux/signal.h.in | 4 + libc/lib/CMakeLists.txt | 2 + libc/spec/posix.td | 18 +- libc/spec/stdc.td | 1 - libc/src/signal/linux/CMakeLists.txt | 33 + libc/src/signal/linux/__restore.cpp | 20 + libc/src/signal/linux/sigaction.cpp | 56 + libc/src/signal/sigaction.h | 22 + libc/src/string/CMakeLists.txt | 63 +- libc/src/string/memcpy.cpp | 22 + libc/src/string/memcpy.h | 21 + libc/src/string/memcpy_arch_specific.h.def | 65 + libc/src/string/memory_utils/CMakeLists.txt | 7 +- libc/src/string/memory_utils/memcpy_utils.h | 100 + libc/src/string/memory_utils/utils.h | 7 +- libc/src/string/x86/CMakeLists.txt | 4 + libc/src/string/x86/memcpy_arch_specific.h.inc | 35 + libc/test/src/signal/CMakeLists.txt | 15 + libc/test/src/signal/sigaction_test.cpp | 66 + libc/test/src/string/CMakeLists.txt | 21 + libc/test/src/string/memcpy_test.cpp | 53 + libc/test/src/string/memory_utils/CMakeLists.txt | 7 + .../src/string/memory_utils/memcpy_utils_test.cpp | 208 + libc/test/src/string/memory_utils/utils_test.cpp | 8 + libc/utils/buildbot/Dockerfile | 3 + libc/utils/testutils/ExecuteFunctionUnix.cpp | 8 +- libcxx/include/codecvt | 72 +- libcxx/include/exception | 2 + libcxx/include/filesystem | 1 + libcxx/include/functional | 2 +- libcxx/include/future | 1 + libcxx/include/ios | 3 +- libcxx/include/memory | 32 +- libcxx/include/random | 5 + libcxx/include/regex | 3 +- libcxx/include/stdexcept | 7 + libcxx/include/system_error | 1 + libcxx/include/typeinfo | 1 + libcxx/test/lit.cfg | 3 +- .../generic_category.pass.cpp | 3 +- .../syserr.errcat.objects/system_category.pass.cpp | 3 +- .../new.delete.array/new_array_nothrow.pass.cpp | 1 + .../new_array_nothrow_replace.pass.cpp | 1 + .../new.delete.array/new_array_replace.pass.cpp | 1 + .../new.delete.single/new_nothrow_replace.pass.cpp | 1 + .../new.delete.single/new_replace.pass.cpp | 1 + .../locale.stdcvt/codecvt_utf16.pass.cpp | 1 + .../locale.stdcvt/codecvt_utf8.pass.cpp | 1 + .../conversions/conversions.buffer/ctor.pass.cpp | 1 + .../locales/locale/locale.members/combine.pass.cpp | 1 + .../rand.dist.bern.bin/eval.pass.cpp | 141 + .../func.wrap.func.alg/swap.pass.cpp | 1 + .../func.wrap.func/func.wrap.func.con/F.pass.cpp | 1 + .../func.wrap.func.con/F_assign.pass.cpp | 1 + .../func.wrap.func.con/copy_assign.pass.cpp | 1 + .../func.wrap.func.con/copy_move.pass.cpp | 1 + .../func.wrap.func.con/nullptr_t_assign.pass.cpp | 1 + .../func.wrap.func.mod/swap.pass.cpp | 1 + .../enable_shared_from_this.pass.cpp | 1 + .../pointer_deleter_throw.pass.cpp | 1 + .../pointer_throw.pass.cpp | 1 + libcxx/test/support/msvc_stdlib_force_include.h | 16 +- libcxx/utils/libcxx/test/config.py | 6 +- libcxxabi/src/cxa_guard_impl.h | 26 + libcxxabi/src/include/atomic_support.h | 30 - libunwind/src/AddressSpace.hpp | 14 +- libunwind/src/FrameHeaderCache.hpp | 149 + libunwind/src/Registers.hpp | 13 + libunwind/test/frameheadercache_test.pass.cpp | 92 + lld/COFF/Config.h | 1 + lld/COFF/Driver.cpp | 1 + lld/COFF/Options.td | 2 + lld/COFF/Writer.cpp | 47 +- lld/Common/TargetOptionsCommandFlags.cpp | 25 +- lld/ELF/Arch/Hexagon.cpp | 2 + lld/ELF/Config.h | 1 + lld/ELF/InputFiles.cpp | 11 +- lld/ELF/Relocations.cpp | 38 + lld/ELF/Relocations.h | 3 + lld/ELF/ScriptParser.cpp | 6 +- lld/ELF/SyntheticSections.cpp | 12 +- lld/ELF/Writer.cpp | 13 + lld/test/COFF/arm-thumb-thunks-multipass.s | 4 +- lld/test/COFF/arm-thumb-thunks.s | 6 +- lld/test/COFF/arm64-delayimport.yaml | 2 +- lld/test/COFF/arm64-import2.test | 4 +- lld/test/COFF/arm64-relocs-imports.test | 4 +- lld/test/COFF/arm64-thunks.s | 2 +- lld/test/COFF/armnt-blx23t.test | 4 +- lld/test/COFF/armnt-branch24t.test | 4 +- lld/test/COFF/armnt-mov32t-exec.test | 4 +- lld/test/COFF/armnt-movt32t.test | 4 +- lld/test/COFF/armnt-rel32.yaml | 4 +- lld/test/COFF/autoimport-arm-data.s | 2 +- lld/test/COFF/autoimport-arm64-data.s | 2 +- lld/test/COFF/autoimport-list-ptrs.s | 2 +- lld/test/COFF/autoimport-refptr.s | 4 +- lld/test/COFF/autoimport-x86.s | 4 +- lld/test/COFF/base.test | 4 +- lld/test/COFF/delayimports-armnt.yaml | 2 +- lld/test/COFF/delayimports32.test | 2 +- lld/test/COFF/dll.test | 6 +- lld/test/COFF/export-arm64.yaml | 2 +- lld/test/COFF/export.test | 16 +- lld/test/COFF/export32.test | 16 +- lld/test/COFF/imports-gnu-only.s | 2 +- lld/test/COFF/imports-ordinal-only.s | 2 +- lld/test/COFF/imports.test | 4 +- lld/test/COFF/lto-comdat.ll | 12 +- lld/test/COFF/lto-cpu-string.ll | 4 +- lld/test/COFF/lto.ll | 12 +- lld/test/COFF/no-idata.s | 2 +- lld/test/COFF/options.test | 10 + lld/test/COFF/pdata-arm64.yaml | 2 +- lld/test/COFF/pdb-tpi-aligned-records.test | 46 + lld/test/COFF/unwind.test | 2 +- lld/test/ELF/aarch64-abs16.s | 2 +- lld/test/ELF/aarch64-abs32.s | 2 +- lld/test/ELF/aarch64-condb-reloc.s | 2 +- lld/test/ELF/aarch64-copy.s | 4 +- lld/test/ELF/aarch64-cortex-a53-843419-address.s | 2 +- lld/test/ELF/aarch64-cortex-a53-843419-large.s | 14 +- lld/test/ELF/aarch64-cortex-a53-843419-recognize.s | 6 +- .../ELF/aarch64-cortex-a53-843419-thunk-align.s | 2 +- lld/test/ELF/aarch64-cortex-a53-843419-thunk.s | 2 +- lld/test/ELF/aarch64-cortex-a53-843419-tlsrelax.s | 2 +- lld/test/ELF/aarch64-feature-bti.s | 12 +- lld/test/ELF/aarch64-feature-btipac.s | 8 +- lld/test/ELF/aarch64-feature-pac.s | 6 +- lld/test/ELF/aarch64-ifunc-bti.s | 2 +- lld/test/ELF/aarch64-plt.s | 4 +- lld/test/ELF/aarch64-prel16.s | 2 +- lld/test/ELF/aarch64-prel32.s | 2 +- lld/test/ELF/aarch64-thunk-section-location.s | 2 +- lld/test/ELF/aarch64-tstbr14-reloc.s | 2 +- lld/test/ELF/allow-multiple-definition.s | 4 +- lld/test/ELF/arm-bl-v6-inrange.s | 2 +- lld/test/ELF/arm-bl-v6.s | 8 +- lld/test/ELF/arm-blx.s | 2 +- lld/test/ELF/arm-branch-rangethunk.s | 4 +- lld/test/ELF/arm-branch-undef-weak-plt-thunk.s | 2 +- lld/test/ELF/arm-branch.s | 2 +- lld/test/ELF/arm-copy.s | 4 +- lld/test/ELF/arm-exidx-add-missing.s | 2 +- lld/test/ELF/arm-exidx-canunwind.s | 4 +- lld/test/ELF/arm-exidx-dedup-and-sentinel.s | 2 +- lld/test/ELF/arm-exidx-emit-relocs.s | 2 +- lld/test/ELF/arm-exidx-gc.s | 4 +- lld/test/ELF/arm-exidx-order.s | 8 +- lld/test/ELF/arm-exidx-sentinel-orphan.s | 2 +- lld/test/ELF/arm-exidx-shared.s | 2 +- lld/test/ELF/arm-extreme-range-pi-thunk.s | 4 +- lld/test/ELF/arm-force-pi-thunk.s | 2 +- lld/test/ELF/arm-fpic-got.s | 2 +- lld/test/ELF/arm-gnu-ifunc-plt.s | 2 +- lld/test/ELF/arm-gnu-ifunc.s | 2 +- lld/test/ELF/arm-got-relative.s | 2 +- lld/test/ELF/arm-gotoff.s | 2 +- lld/test/ELF/arm-icf-exidx.s | 2 +- lld/test/ELF/arm-long-thunk-converge.s | 4 +- lld/test/ELF/arm-mov-relocs.s | 4 +- lld/test/ELF/arm-plt-reloc.s | 10 +- lld/test/ELF/arm-sbrel32.s | 2 +- lld/test/ELF/arm-target2.s | 8 +- lld/test/ELF/arm-thumb-blx.s | 2 +- lld/test/ELF/arm-thumb-branch-rangethunk.s | 2 +- lld/test/ELF/arm-thumb-branch.s | 2 +- lld/test/ELF/arm-thumb-condbranch-thunk.s | 14 +- lld/test/ELF/arm-thumb-interwork-ifunc.s | 2 +- lld/test/ELF/arm-thumb-interwork-notfunc.s | 3 +- lld/test/ELF/arm-thumb-interwork-shared.s | 2 +- lld/test/ELF/arm-thumb-interwork-thunk-v5.s | 4 +- lld/test/ELF/arm-thumb-interwork-thunk.s | 12 +- lld/test/ELF/arm-thumb-mix-range-thunk-os.s | 22 +- lld/test/ELF/arm-thumb-narrow-branch-check.s | 2 +- lld/test/ELF/arm-thumb-no-undefined-thunk.s | 2 +- lld/test/ELF/arm-thumb-pc8-weak.s | 2 +- lld/test/ELF/arm-thumb-plt-range-thunk-os.s | 8 +- lld/test/ELF/arm-thumb-plt-reloc.s | 4 +- lld/test/ELF/arm-thumb-range-thunk-os.s | 20 +- lld/test/ELF/arm-thumb-thunk-empty-pass.s | 2 +- lld/test/ELF/arm-thumb-thunk-v6m.s | 4 +- lld/test/ELF/arm-thumb-undefined-weak-narrow.test | 2 +- lld/test/ELF/arm-thumb-undefined-weak.s | 2 +- lld/test/ELF/arm-thunk-edgecase.s | 4 +- lld/test/ELF/arm-thunk-largesection.s | 10 +- lld/test/ELF/arm-thunk-linkerscript-dotexpr.s | 4 +- lld/test/ELF/arm-thunk-linkerscript-large.s | 12 +- lld/test/ELF/arm-thunk-linkerscript-orphan.s | 2 +- lld/test/ELF/arm-thunk-linkerscript-sort.s | 4 +- lld/test/ELF/arm-thunk-linkerscript.s | 2 +- lld/test/ELF/arm-thunk-multipass-plt.s | 4 +- lld/test/ELF/arm-thunk-multipass.s | 6 +- lld/test/ELF/arm-thunk-nosuitable.s | 2 +- lld/test/ELF/arm-thunk-re-add.s | 6 +- lld/test/ELF/arm-tls-gd-nonpreemptible.s | 2 +- lld/test/ELF/arm-tls-gd32.s | 2 +- lld/test/ELF/arm-tls-ie32.s | 2 +- lld/test/ELF/arm-tls-ldm32.s | 4 +- lld/test/ELF/arm-tls-le32.s | 2 +- lld/test/ELF/arm-tls-norelax-ie-le.s | 2 +- lld/test/ELF/arm-undefined-weak.s | 2 +- lld/test/ELF/basic-ppc.s | 2 +- lld/test/ELF/basic-ppc64.s | 2 +- lld/test/ELF/bss-start-common.s | 2 +- lld/test/ELF/build-id.s | 30 +- lld/test/ELF/defsym.s | 4 +- lld/test/ELF/edata-etext.s | 2 +- lld/test/ELF/edata-no-bss.s | 2 +- lld/test/ELF/eh-frame-hdr-abs-fde.s | 2 +- lld/test/ELF/eh-frame-hdr-icf.s | 2 +- lld/test/ELF/emit-relocs-gc.s | 4 +- lld/test/ELF/exclude.s | 4 +- lld/test/ELF/format-binary.test | 4 +- lld/test/ELF/gc-sections-metadata-startstop.s | 2 +- lld/test/ELF/gnu-hash-table.s | 6 +- lld/test/ELF/gnu-ifunc-dyntags.s | 2 +- lld/test/ELF/got32-i386.s | 2 +- lld/test/ELF/got32x-i386.s | 2 +- lld/test/ELF/hexagon-tls-gd-xform.s | 47 + lld/test/ELF/i386-pc16.test | 2 +- lld/test/ELF/i386-pc8.s | 2 +- lld/test/ELF/i386-reloc-large-addend.s | 2 +- lld/test/ELF/i386-reloc-range.s | 2 +- lld/test/ELF/icf7.s | 2 +- lld/test/ELF/incompatible.s | 13 + lld/test/ELF/init_fini_priority.s | 2 +- lld/test/ELF/linkerscript/addr.test | 2 +- lld/test/ELF/linkerscript/align-empty.test | 2 +- lld/test/ELF/linkerscript/align1.test | 6 +- lld/test/ELF/linkerscript/align2.test | 2 +- lld/test/ELF/linkerscript/align3.test | 2 +- .../arm-exidx-sentinel-and-assignment.s | 2 +- lld/test/ELF/linkerscript/at2.test | 2 +- lld/test/ELF/linkerscript/constructor.test | 2 +- lld/test/ELF/linkerscript/data-commands1.test | 2 +- lld/test/ELF/linkerscript/define.test | 2 +- lld/test/ELF/linkerscript/discard-gnu-hash.s | 6 +- lld/test/ELF/linkerscript/discard-linkorder.s | 2 +- lld/test/ELF/linkerscript/discard-section.s | 2 +- lld/test/ELF/linkerscript/double-bss.test | 2 +- lld/test/ELF/linkerscript/eh-frame-emit-relocs.s | 2 +- lld/test/ELF/linkerscript/eh-frame-hdr.s | 2 +- lld/test/ELF/linkerscript/eh-frame-merge.s | 2 +- lld/test/ELF/linkerscript/eh-frame.s | 2 +- .../ELF/linkerscript/emit-reloc-section-names.s | 2 +- .../ELF/linkerscript/emit-relocs-ehframe-discard.s | 2 +- lld/test/ELF/linkerscript/empty-load.s | 2 +- .../ELF/linkerscript/empty-sections-expressions.s | 4 +- lld/test/ELF/linkerscript/input-order.s | 4 +- lld/test/ELF/linkerscript/input-sec-dup.s | 2 +- .../linkerscript/linker-script-in-search-path.s | 2 +- lld/test/ELF/linkerscript/locationcountererr2.s | 2 +- lld/test/ELF/linkerscript/memory-include.test | 2 +- lld/test/ELF/linkerscript/memory3.s | 4 +- lld/test/ELF/linkerscript/merge-nonalloc.s | 2 +- .../ELF/linkerscript/multi-sections-constraint.s | 4 +- lld/test/ELF/linkerscript/numbers.s | 4 +- lld/test/ELF/linkerscript/orphan.s | 2 +- lld/test/ELF/linkerscript/orphans.s | 4 +- .../out-of-order-section-in-region.test | 2 +- lld/test/ELF/linkerscript/out-of-order.s | 2 +- .../ELF/linkerscript/output-section-include.test | 4 +- lld/test/ELF/linkerscript/overlapping-sections.s | 2 +- lld/test/ELF/linkerscript/region-alias.s | 4 +- lld/test/ELF/linkerscript/repsection-va.s | 2 +- lld/test/ELF/linkerscript/section-include.test | 4 +- lld/test/ELF/linkerscript/sections-constraint.s | 4 +- lld/test/ELF/linkerscript/sections-gc.s | 2 +- lld/test/ELF/linkerscript/sections-keep.s | 10 +- lld/test/ELF/linkerscript/sections-padding.s | 18 +- lld/test/ELF/linkerscript/sections.s | 10 +- lld/test/ELF/linkerscript/sort-nested.s | 8 +- lld/test/ELF/linkerscript/sort.s | 24 +- lld/test/ELF/linkerscript/subalign.s | 6 +- lld/test/ELF/linkerscript/symbol-only.test | 2 +- lld/test/ELF/linkerscript/symbols-non-alloc.test | 2 +- lld/test/ELF/linkerscript/unused-synthetic.s | 2 +- lld/test/ELF/linkerscript/unused-synthetic2.test | 2 +- lld/test/ELF/linkerscript/va.s | 2 +- lld/test/ELF/linkerscript/wildcards.s | 8 +- lld/test/ELF/linkerscript/wildcards2.s | 2 +- lld/test/ELF/lto/cpu-string.ll | 6 +- lld/test/ELF/lto/lto-start.ll | 2 +- lld/test/ELF/lto/obj-path.ll | 4 +- lld/test/ELF/lto/thinlto-debug-fission.ll | 2 +- lld/test/ELF/lto/thinlto-obj-path.ll | 2 +- lld/test/ELF/mips-32.s | 4 +- lld/test/ELF/mips-64.s | 2 +- lld/test/ELF/mips-got-relocs.s | 8 +- lld/test/ELF/mips-got16-relocatable.s | 2 +- lld/test/ELF/mips-gp-disp.s | 2 +- lld/test/ELF/mips-gprel32-relocs.s | 2 +- lld/test/ELF/mips-jalr.s | 4 +- lld/test/ELF/mips-mgot.s | 2 +- lld/test/ELF/mips-micro-cross-calls.s | 4 +- lld/test/ELF/mips-micro-jal.s | 12 +- lld/test/ELF/mips-micro-plt.s | 2 +- lld/test/ELF/mips-micro-relocs.s | 4 +- lld/test/ELF/mips-micro-thunks.s | 8 +- lld/test/ELF/mips-micror6-relocs.s | 4 +- lld/test/ELF/mips-npic-call-pic-script.s | 4 +- lld/test/ELF/mips-pc-relocs.s | 2 +- lld/test/ELF/mips-tls-64-pic-local-variable.s | 2 +- lld/test/ELF/mips-tls-hilo.s | 2 +- lld/test/ELF/non-alloc-link-order-gc.s | 2 +- lld/test/ELF/ppc64-local-entry.s | 2 +- .../ELF/ppc64-split-stack-adjust-size-success.s | 8 +- lld/test/ELF/pr37735.s | 2 +- lld/test/ELF/relocatable-empty-archive.s | 2 +- lld/test/ELF/relocatable-sections.s | 2 +- lld/test/ELF/relocatable-symbols.s | 2 +- lld/test/ELF/relocatable.s | 8 +- lld/test/ELF/relocation-copy-i686.s | 2 +- lld/test/ELF/relocation-copy.s | 2 +- lld/test/ELF/relocation-in-merge.s | 2 +- lld/test/ELF/relro-omagic.s | 2 +- lld/test/ELF/sectionstart-noallochdr.s | 2 +- lld/test/ELF/sectionstart.s | 10 +- lld/test/ELF/startstop-gccollect.s | 6 +- lld/test/ELF/startstop.s | 2 +- lld/test/ELF/strip-all.s | 8 +- lld/test/ELF/synthetic-got.s | 8 +- lld/test/ELF/wrap-no-real.s | 6 +- lld/test/ELF/wrap.s | 6 +- lld/test/ELF/x86-64-plt-high-addr.s | 2 +- lld/test/ELF/x86-64-retpoline-znow-static-iplt.s | 2 +- lld/test/mach-o/PIE.yaml | 6 +- lld/test/mach-o/arm-interworking-movw.yaml | 2 +- lld/test/mach-o/arm64-reloc-negDelta32-fixup.yaml | 4 +- lld/test/mach-o/arm64-section-order.yaml | 4 +- lld/test/mach-o/data-in-code-load-command.yaml | 16 +- lld/test/mach-o/do-not-emit-unwind-fde-arm64.yaml | 4 +- lld/test/mach-o/dylib-install-names.yaml | 8 +- lld/test/mach-o/eh-frame-relocs-arm64.yaml | 4 +- lld/test/mach-o/executable-exports.yaml | 2 +- lld/test/mach-o/export-trie-order.yaml | 2 +- lld/test/mach-o/function-starts-load-command.yaml | 10 +- lld/test/mach-o/gcc_except_tab-got-arm64.yaml | 2 +- lld/test/mach-o/got-order.yaml | 2 +- lld/test/mach-o/hello-world-arm64.yaml | 2 +- lld/test/mach-o/interposing-section.yaml | 4 +- lld/test/mach-o/lazy-bind-x86_64.yaml | 6 +- lld/test/mach-o/lc_segment_filesize.yaml | 2 +- lld/test/mach-o/mach_header-cpusubtype.yaml | 6 +- lld/test/mach-o/parse-data-in-code-armv7.yaml | 2 +- lld/test/mach-o/rpath.yaml | 2 +- lld/test/mach-o/run-tlv-pass-x86-64.yaml | 2 +- lld/test/mach-o/sectattrs.yaml | 2 +- lld/test/mach-o/seg-protection-arm64.yaml | 2 +- lld/test/mach-o/seg-protection-x86_64.yaml | 2 +- lld/test/mach-o/source-version.yaml | 2 +- lld/test/mach-o/stack-size.yaml | 4 +- lld/test/mach-o/unwind-info-simple-arm64.yaml | 2 +- lld/test/mach-o/unwind-info-simple-x86_64.yaml | 2 +- lld/test/mach-o/upward-dylib-load-command.yaml | 2 +- lld/test/mach-o/use-dylib.yaml | 2 +- .../mach-o/version-min-load-command-object.yaml | 6 +- lld/test/mach-o/version-min-load-command.yaml | 12 +- lldb/bindings/interface/SBAddress.i | 2 +- lldb/include/lldb/Host/Host.h | 6 +- lldb/include/lldb/Target/Platform.h | 5 +- lldb/include/lldb/Target/StackFrame.h | 11 +- lldb/include/lldb/Target/StackFrameRecognizer.h | 14 +- lldb/include/lldb/Utility/ArchSpec.h | 13 + lldb/include/lldb/Utility/ConstString.h | 15 +- lldb/include/lldb/Utility/FileSpec.h | 15 + lldb/include/lldb/Utility/ProcessInfo.h | 88 +- lldb/include/lldb/lldb-forward.h | 1 - lldb/packages/Python/lldbsuite/test/decorators.py | 8 +- lldb/packages/Python/lldbsuite/test/dotest.py | 3 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 7 - lldb/packages/Python/lldbsuite/test/lldbutil.py | 2 +- lldb/source/Commands/CommandObjectExpression.cpp | 45 +- lldb/source/Commands/CommandObjectExpression.h | 5 +- lldb/source/Commands/CommandObjectFrame.cpp | 41 +- lldb/source/Commands/CommandObjectPlatform.cpp | 6 +- lldb/source/Commands/CommandObjectProcess.cpp | 4 +- lldb/source/Commands/CommandObjectReproducer.cpp | 73 +- lldb/source/Commands/Options.td | 3 +- lldb/source/Host/CMakeLists.txt | 2 +- lldb/source/Host/common/Host.cpp | 20 + lldb/source/Host/freebsd/Host.cpp | 12 +- lldb/source/Host/linux/Host.cpp | 8 +- lldb/source/Host/macosx/objcxx/Host.mm | 45 +- lldb/source/Host/netbsd/Host.cpp | 268 - lldb/source/Host/netbsd/HostNetBSD.cpp | 268 + lldb/source/Host/openbsd/Host.cpp | 8 +- lldb/source/Host/windows/Host.cpp | 10 +- .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 53 +- .../MemoryHistory/asan/MemoryHistoryASan.cpp | 7 +- .../Platform/MacOSX/PlatformAppleTVSimulator.cpp | 7 +- .../MacOSX/PlatformAppleWatchSimulator.cpp | 7 +- .../Plugins/Platform/MacOSX/PlatformDarwin.cpp | 274 +- .../Plugins/Platform/MacOSX/PlatformDarwin.h | 35 +- .../Plugins/Platform/MacOSX/PlatformMacOSX.cpp | 92 +- .../Platform/MacOSX/PlatformiOSSimulator.cpp | 7 +- .../Plugins/Process/FreeBSD/FreeBSDThread.cpp | 5 +- .../Plugins/Process/Utility/HistoryThread.cpp | 5 +- .../source/Plugins/Process/Utility/HistoryThread.h | 3 +- .../Plugins/Process/Utility/HistoryUnwind.cpp | 11 +- .../source/Plugins/Process/Utility/HistoryUnwind.h | 6 +- .../Process/gdb-remote/GDBRemoteCommunication.cpp | 55 +- .../Process/gdb-remote/GDBRemoteCommunication.h | 3 + .../gdb-remote/GDBRemoteCommunicationClient.cpp | 6 +- .../gdb-remote/GDBRemoteCommunicationClient.h | 1 + .../GDBRemoteCommunicationReplayServer.cpp | 12 +- .../GDBRemoteCommunicationServerCommon.cpp | 7 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 28 +- .../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 2 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 384 +- lldb/source/Target/AssertFrameRecognizer.cpp | 24 +- lldb/source/Target/Platform.cpp | 16 + lldb/source/Target/Process.cpp | 6 +- lldb/source/Target/StackFrame.cpp | 1 + lldb/source/Target/StackFrameRecognizer.cpp | 51 +- lldb/source/Utility/ArchSpec.cpp | 12 + lldb/source/Utility/ConstString.cpp | 12 + lldb/source/Utility/FileSpec.cpp | 16 + lldb/source/Utility/ProcessInfo.cpp | 97 + .../empty-module/TestEmptyStdModule.py | 1 + .../frame/recognizer/TestFrameRecognizer.py | 62 +- lldb/test/API/commands/frame/recognizer/main.m | 5 +- .../API/commands/statistics/basic/TestStats.py | 8 +- .../breakpoint/breakpoint_locations/main.c | 4 +- .../TestHWBreakMultiThread.py | 10 +- .../basic_entry_values_x86_64/Makefile | 2 +- .../reproducers/attach}/Makefile | 0 .../reproducers/attach/TestReproducerAttach.py | 73 + .../functionalities/reproducers/attach/main.cpp | 24 + .../functionalities/unwind/zeroth_frame/Makefile | 3 + .../unwind/zeroth_frame/TestZerothFrame.py | 96 + .../API/functionalities/unwind/zeroth_frame/main.c | 8 + .../cpp/template-function/TestTemplateFunctions.py | 40 +- lldb/test/API/lang/cpp/template-function/main.cpp | 62 +- .../API/lang/cpp/thread_local/TestThreadLocal.py | 51 +- lldb/test/API/lang/cpp/thread_local/main.cpp | 8 +- lldb/test/API/lang/objc/hidden-ivars/Makefile | 20 + .../API/lang/objc/hidden-ivars/TestHiddenIvars.py | 18 +- .../objc/modules-non-objc-target}/Makefile | 0 .../TestObjCModulesNonObjCTarget.py | 26 + .../API/lang/objc/modules-non-objc-target/main.c | 3 + .../test/API/lang/objc/objc-ivar-stripped/Makefile | 7 +- lldb/test/API/sanity/TestSettingSkipping.py | 8 + .../Shell/SymbolFile/DWARF/debug-types-basic.test | 2 +- .../SymbolFile/DWARF/debug-types-expressions.test | 8 +- .../Shell/SymbolFile/DWARF/dwo-type-in-main-file.s | 180 + .../debugserver.xcodeproj/project.pbxproj | 322 +- .../resources/lldb-debugserver-Info.plist | 5 - lldb/unittests/Platform/PlatformDarwinTest.cpp | 81 + lldb/unittests/Target/StackFrameRecognizerTest.cpp | 3 +- lldb/unittests/Utility/ArchSpecTest.cpp | 27 +- lldb/unittests/Utility/ConstStringTest.cpp | 20 + lldb/unittests/Utility/FileSpecTest.cpp | 27 + lldb/unittests/Utility/ProcessInstanceInfoTest.cpp | 57 + lldb/utils/lldb-dotest/lldb-dotest.in | 2 +- llvm/CMakeLists.txt | 14 +- llvm/README.txt | 1 - llvm/cmake/config-ix.cmake | 4 + llvm/cmake/modules/HandleLLVMOptions.cmake | 4 + llvm/docs/CompileCudaWithLLVM.rst | 21 +- llvm/docs/GettingStarted.rst | 5 +- llvm/docs/LangRef.rst | 7 +- llvm/docs/LoopTerminology.rst | 224 +- llvm/docs/Passes.rst | 8 +- llvm/docs/ReleaseNotes.rst | 4 +- llvm/docs/loop-terminology-guarded-loop.png | Bin 0 -> 72585 bytes llvm/docs/loop-terminology-initial-loop.png | Bin 0 -> 41638 bytes llvm/docs/loop-terminology-rotated-loop.png | Bin 0 -> 61457 bytes llvm/examples/CMakeLists.txt | 2 +- llvm/examples/LLJITExamples/CMakeLists.txt | 5 - .../LLJITWithLazyReexports.cpp | 163 - .../BasicOrcV2CBindings/BasicOrcV2CBindings.c | 143 + .../BasicOrcV2CBindings/CMakeLists.txt | 15 + llvm/examples/OrcV2Examples/CMakeLists.txt | 6 + .../ExampleModules.h | 0 .../LLJITDumpObjects/CMakeLists.txt | 0 .../LLJITDumpObjects/LLJITDumpObjects.cpp | 0 .../CMakeLists.txt | 0 .../LLJITWithCustomObjectLinkingLayer.cpp | 0 .../LLJITWithLazyReexports/CMakeLists.txt | 0 .../LLJITWithLazyReexports.cpp | 163 + .../LLJITWithObjectCache/CMakeLists.txt | 0 .../LLJITWithObjectCache/LLJITWithObjectCache.cpp | 0 .../CMakeLists.txt | 0 .../LLJITWithObjectLinkingLayerPlugin.cpp | 0 llvm/examples/ThinLtoJIT/ThinLtoJIT.cpp | 2 +- llvm/examples/ThinLtoJIT/ThinLtoModuleIndex.cpp | 2 +- llvm/include/llvm-c/DebugInfo.h | 2 +- llvm/include/llvm-c/ExecutionEngine.h | 5 + llvm/include/llvm-c/Orc.h | 95 + llvm/include/llvm/Analysis/MemoryLocation.h | 10 + llvm/include/llvm/Analysis/MustExecute.h | 2 + llvm/include/llvm/Analysis/ScalarEvolution.h | 2 +- .../llvm/Analysis/ScalarEvolutionExpander.h | 16 +- llvm/include/llvm/Analysis/StackSafetyAnalysis.h | 19 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 17 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 26 +- llvm/include/llvm/Analysis/Utils/Local.h | 2 +- llvm/include/llvm/Analysis/ValueLattice.h | 132 +- llvm/include/llvm/BinaryFormat/COFF.h | 6 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 39 +- llvm/include/llvm/CodeGen/CommandFlags.h | 149 + llvm/include/llvm/CodeGen/CommandFlags.inc | 462 - llvm/include/llvm/CodeGen/DIE.h | 19 +- llvm/include/llvm/CodeGen/ExecutionDomainFix.h | 14 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 13 + .../GlobalISel/LegalizationArtifactCombiner.h | 65 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 1 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 5 + .../include/llvm/CodeGen/GlobalISel/RegisterBank.h | 13 +- .../llvm/CodeGen/GlobalISel/RegisterBankInfo.h | 3 +- llvm/include/llvm/CodeGen/MachineBasicBlock.h | 43 + llvm/include/llvm/CodeGen/MachineFrameInfo.h | 8 +- llvm/include/llvm/CodeGen/MachineFunction.h | 59 + llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 13 +- llvm/include/llvm/CodeGen/Passes.h | 7 + .../Hexagon => include/llvm/CodeGen}/RDFGraph.h | 0 .../Hexagon => include/llvm/CodeGen}/RDFLiveness.h | 0 .../llvm/CodeGen}/RDFRegisters.h | 0 llvm/include/llvm/CodeGen/Register.h | 6 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 11 +- llvm/include/llvm/CodeGen/StackProtector.h | 2 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 13 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 + .../DebugInfo/CodeView/GlobalTypeTableBuilder.h | 5 + .../include/llvm/ExecutionEngine/ExecutionEngine.h | 14 + llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 2 - .../llvm/ExecutionEngine/Orc/ObjectLinkingLayer.h | 1 + llvm/include/llvm/IR/CFGDiff.h | 157 +- llvm/include/llvm/IR/Constants.h | 4 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 3 +- llvm/include/llvm/IR/DerivedTypes.h | 35 +- llvm/include/llvm/IR/Instructions.h | 15 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 68 +- llvm/include/llvm/IR/IntrinsicsARM.td | 26 + llvm/include/llvm/IR/KnowledgeRetention.h | 10 + llvm/include/llvm/InitializePasses.h | 1 + llvm/include/llvm/MC/MCAsmBackend.h | 8 +- llvm/include/llvm/MC/MCInstPrinter.h | 19 +- llvm/include/llvm/MC/MCRegister.h | 4 +- llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h | 54 + .../llvm/MC/MCTargetOptionsCommandFlags.inc | 65 - llvm/include/llvm/Object/ELFObjectFile.h | 50 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 11 +- llvm/include/llvm/Support/Alignment.h | 25 +- .../llvm/Support/GenericDomTreeConstruction.h | 40 +- llvm/include/llvm/Support/ManagedStatic.h | 6 + llvm/include/llvm/Support/Timer.h | 5 + llvm/include/llvm/Support/TypeSize.h | 28 +- llvm/include/llvm/Target/GlobalISel/Combine.td | 31 +- llvm/include/llvm/Target/Target.td | 29 +- .../include/llvm/Target/TargetLoweringObjectFile.h | 10 + llvm/include/llvm/Target/TargetMachine.h | 17 +- llvm/include/llvm/Target/TargetOptions.h | 47 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 17 +- llvm/include/llvm/module.modulemap | 3 - llvm/lib/Analysis/InstructionSimplify.cpp | 15 +- llvm/lib/Analysis/LazyValueInfo.cpp | 12 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 4 + llvm/lib/Analysis/MustExecute.cpp | 6 +- llvm/lib/Analysis/ScalarEvolution.cpp | 73 +- llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 48 +- llvm/lib/Analysis/StackSafetyAnalysis.cpp | 52 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 11 +- llvm/lib/Analysis/ValueLattice.cpp | 12 +- llvm/lib/Analysis/ValueTracking.cpp | 41 +- llvm/lib/CodeGen/Analysis.cpp | 37 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 77 +- llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 11 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 24 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 9 - llvm/lib/CodeGen/BBSectionsPrepare.cpp | 315 + llvm/lib/CodeGen/CMakeLists.txt | 5 + llvm/lib/CodeGen/CalcSpillWeights.cpp | 9 +- llvm/lib/CodeGen/CodeGen.cpp | 1 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 59 +- llvm/lib/CodeGen/CommandFlags.cpp | 588 + llvm/lib/CodeGen/ExpandMemCmp.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 31 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 99 +- llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 5 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 29 + llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 8 + llvm/lib/CodeGen/MIRPrinter.cpp | 23 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 69 +- llvm/lib/CodeGen/MachineFrameInfo.cpp | 19 +- llvm/lib/CodeGen/MachineFunction.cpp | 55 + llvm/lib/CodeGen/MachineOutliner.cpp | 47 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 50 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 51 +- llvm/lib/CodeGen/RDFGraph.cpp | 1837 ++ llvm/lib/CodeGen/RDFLiveness.cpp | 1118 + llvm/lib/CodeGen/RDFRegisters.cpp | 380 + llvm/lib/CodeGen/RegAllocGreedy.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 116 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 31 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 10 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 110 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 17 + llvm/lib/CodeGen/StackProtector.cpp | 37 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 54 +- llvm/lib/CodeGen/TargetOptionsImpl.cpp | 6 - llvm/lib/CodeGen/TargetPassConfig.cpp | 3 + llvm/lib/CodeGen/TargetRegisterInfo.cpp | 4 +- llvm/lib/DWARFLinker/DWARFLinker.cpp | 21 +- .../DebugInfo/CodeView/MergingTypeTableBuilder.cpp | 4 +- llvm/lib/DebugInfo/CodeView/TypeStreamMerger.cpp | 25 +- llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 14 +- llvm/lib/DebugInfo/PDB/Native/TpiStreamBuilder.cpp | 10 +- .../ExecutionEngine/ExecutionEngineBindings.cpp | 12 + .../JITLink/MachOLinkGraphBuilder.cpp | 10 +- llvm/lib/ExecutionEngine/JITLink/MachO_arm64.cpp | 3 +- llvm/lib/ExecutionEngine/MCJIT/MCJIT.cpp | 4 + llvm/lib/ExecutionEngine/Orc/CMakeLists.txt | 1 + llvm/lib/ExecutionEngine/Orc/Core.cpp | 4 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 6 +- llvm/lib/ExecutionEngine/Orc/Mangling.cpp | 14 +- .../lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp | 18 +- llvm/lib/ExecutionEngine/Orc/OrcV2CBindings.cpp | 80 + .../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 2 +- llvm/lib/FuzzMutate/Operations.cpp | 18 +- llvm/lib/IR/ConstantFold.cpp | 13 +- llvm/lib/IR/Constants.cpp | 104 +- llvm/lib/IR/DebugInfoMetadata.cpp | 10 +- llvm/lib/IR/Instructions.cpp | 65 +- llvm/lib/IR/KnowledgeRetention.cpp | 44 +- llvm/lib/IR/Operator.cpp | 5 + llvm/lib/IR/Type.cpp | 58 +- llvm/lib/IR/Value.cpp | 7 +- llvm/lib/IR/Verifier.cpp | 19 +- llvm/lib/MC/CMakeLists.txt | 1 + llvm/lib/MC/MCAssembler.cpp | 8 +- llvm/lib/MC/MCFragment.cpp | 1 + llvm/lib/MC/MCInstPrinter.cpp | 26 +- llvm/lib/MC/MCObjectStreamer.cpp | 4 +- llvm/lib/MC/MCTargetOptionsCommandFlags.cpp | 105 + llvm/lib/MC/WinCOFFObjectWriter.cpp | 49 + llvm/lib/ObjectYAML/ELFYAML.cpp | 36 +- llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/Support/Timer.cpp | 4 + llvm/lib/Support/raw_ostream.cpp | 2 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 3 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 10 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 135 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 112 +- .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 21 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 95 +- llvm/lib/Target/AArch64/AArch64StackTagging.cpp | 4 +- llvm/lib/Target/AArch64/AArch64SystemOperands.td | 8 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 3 - llvm/lib/Target/AArch64/SVEInstrFormats.td | 37 +- llvm/lib/Target/AMDGPU/AMDGPU.td | 108 +- .../Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 22 +- llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp | 44 + llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 29 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 20 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 16 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 75 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 2 - llvm/lib/Target/AMDGPU/AMDGPUInstructions.td | 6 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 473 +- llvm/lib/Target/AMDGPU/AMDGPULibFunc.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 86 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 8 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 1 + .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 17 +- llvm/lib/Target/AMDGPU/EvergreenInstructions.td | 1 + .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 14 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp | 1 + llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 7 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 108 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 4 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 6 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 31 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 73 + llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 64 +- .../Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 176 +- llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 34 +- llvm/lib/Target/AMDGPU/SOPInstructions.td | 4 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 14 + llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 11 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 341 +- llvm/lib/Target/ARM/ARMFrameLowering.h | 9 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 6 - llvm/lib/Target/ARM/ARMISelLowering.cpp | 132 +- llvm/lib/Target/ARM/ARMISelLowering.h | 8 + llvm/lib/Target/ARM/ARMInstrMVE.td | 130 +- llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 2 +- llvm/lib/Target/ARM/ARMPredicates.td | 120 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 3 - llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 25 +- llvm/lib/Target/AVR/AVRISelLowering.cpp | 24 +- llvm/lib/Target/AVR/AVRInstrInfo.td | 36 +- llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp | 68 +- llvm/lib/Target/Hexagon/CMakeLists.txt | 3 - llvm/lib/Target/Hexagon/Hexagon.td | 24 +- llvm/lib/Target/Hexagon/HexagonDepArch.td | 14 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 8 +- llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 10 +- llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 4 + llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp | 6 +- llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp | 6 +- llvm/lib/Target/Hexagon/RDFCopy.cpp | 6 +- llvm/lib/Target/Hexagon/RDFCopy.h | 6 +- llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 4 +- llvm/lib/Target/Hexagon/RDFDeadCode.h | 4 +- llvm/lib/Target/Hexagon/RDFGraph.cpp | 1835 -- llvm/lib/Target/Hexagon/RDFLiveness.cpp | 1118 - llvm/lib/Target/Hexagon/RDFRegisters.cpp | 380 - llvm/lib/Target/Lanai/LanaiFrameLowering.cpp | 4 +- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 24 + .../Mips/MCTargetDesc/MipsTargetStreamer.cpp | 12 + llvm/lib/Target/Mips/Mips.td | 35 +- llvm/lib/Target/Mips/MipsDSPInstrFormats.td | 6 +- llvm/lib/Target/Mips/MipsInstrFPU.td | 33 +- llvm/lib/Target/Mips/MipsInstrInfo.td | 90 +- llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 6 +- llvm/lib/Target/Mips/MipsSchedule.td | 2 + llvm/lib/Target/Mips/MipsScheduleGeneric.td | 8 +- llvm/lib/Target/Mips/MipsScheduleP5600.td | 4 +- llvm/lib/Target/Mips/MipsSubtarget.h | 3 + llvm/lib/Target/Mips/MipsTargetStreamer.h | 4 + llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 4 +- llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp | 31 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 35 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 276 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 12 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 2 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 4 - llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 242 +- llvm/lib/Target/PowerPC/PPCInstrVSX.td | 13 - llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 2 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCV.td | 18 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 14 +- llvm/lib/Target/RISCV/RISCVRegisterBankInfo.cpp | 4 +- llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h | 2 +- llvm/lib/Target/RISCV/RISCVSubtarget.cpp | 2 +- llvm/lib/Target/Sparc/SparcFrameLowering.cpp | 11 +- llvm/lib/Target/Sparc/SparcInstrInfo.td | 12 +- llvm/lib/Target/SystemZ/SystemZFeatures.td | 76 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 30 + llvm/lib/Target/SystemZ/SystemZISelLowering.h | 1 + llvm/lib/Target/TargetLoweringObjectFile.cpp | 16 + llvm/lib/Target/VE/CMakeLists.txt | 1 - llvm/lib/Target/VE/InstPrinter/CMakeLists.txt | 3 - llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt | 22 - llvm/lib/Target/VE/LLVMBuild.txt | 5 +- llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 1 + llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt | 2 +- .../VEInstPrinter.cpp | 0 .../{InstPrinter => MCTargetDesc}/VEInstPrinter.h | 0 llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +- .../Target/VE/MCTargetDesc/VETargetStreamer.cpp | 2 +- llvm/lib/Target/VE/VEAsmPrinter.cpp | 2 +- .../WebAssembly/WebAssemblyFrameLowering.cpp | 6 +- .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 35 +- .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 22 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 188 +- llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86FastISel.cpp | 3 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 22 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 325 +- llvm/lib/Target/X86/X86ISelLowering.h | 5 +- llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 13 +- llvm/lib/Target/X86/X86InstrAVX512.td | 57 +- llvm/lib/Target/X86/X86InstrInfo.td | 10 +- llvm/lib/Target/X86/X86InstrSSE.td | 17 - llvm/lib/Target/X86/X86TargetMachine.cpp | 3 - llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 23 + llvm/lib/Target/XCore/XCoreFrameLowering.cpp | 9 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 4 +- llvm/lib/Transforms/IPO/Attributor.cpp | 127 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 2 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 2 +- llvm/lib/Transforms/IPO/StripSymbols.cpp | 8 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 37 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 6 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 5 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 +- .../Transforms/InstCombine/InstCombineShifts.cpp | 4 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 31 +- .../InstCombine/InstructionCombining.cpp | 5 +- llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 35 +- llvm/lib/Transforms/ObjCARC/ObjCARCOpts.cpp | 5 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 53 +- .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 10 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 276 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 6 + llvm/lib/Transforms/Utils/Local.cpp | 4 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 8 +- llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp | 119 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 110 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 9 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 30 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 39 +- llvm/lib/Transforms/Vectorize/VPlan.h | 22 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 2 + llvm/test/Analysis/ConstantFolding/vscale.ll | 48 + llvm/test/Analysis/CostModel/ARM/select.ll | 38 +- llvm/test/Analysis/CostModel/X86/arith-fix.ll | 8 +- llvm/test/Analysis/CostModel/X86/arith-overflow.ll | 8 +- llvm/test/Analysis/CostModel/X86/cttz.ll | 93 +- llvm/test/Analysis/CostModel/X86/trunc.ll | 4 +- .../LazyValueAnalysis/lvi-after-jumpthreading.ll | 4 +- llvm/test/Analysis/MemorySSA/scalable-vec.ll | 25 + .../Analysis/ScalarEvolution/scalable-vector.ll | 11 + llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll | 34 + .../Analysis/ValueTracking/known-nonnull-at.ll | 2 +- llvm/test/Assembler/dbg-checksum.ll | 20 + .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 10 - .../CodeGen/AArch64/GlobalISel/legalize-undef.mir | 4 +- .../GlobalISel/prelegalizercombiner-undef.mir | 168 + .../AArch64/aarch64-ldst-no-premature-sp-pop.mir | 85 + llvm/test/CodeGen/AArch64/arm64-elf-calls.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-nvcast.ll | 46 +- .../AArch64/arm64-patchpoint-webkit_jscc.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-simplest-elf.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-windows-calls.ll | 8 +- llvm/test/CodeGen/AArch64/arm64_32.ll | 2 +- llvm/test/CodeGen/AArch64/bcmp-inline-small.ll | 31 +- llvm/test/CodeGen/AArch64/bitfield-insert-0.ll | 2 +- llvm/test/CodeGen/AArch64/callbr-asm-obj-file.ll | 2 +- llvm/test/CodeGen/AArch64/funnel-shift-rot.ll | 2 +- llvm/test/CodeGen/AArch64/inlineasm-ldr-pseudo.ll | 2 +- .../CodeGen/AArch64/machine-outliner-iterative.mir | 149 + .../CodeGen/AArch64/scalable-vector-promotion.ll | 23 + llvm/test/CodeGen/AArch64/simple-macho.ll | 2 +- llvm/test/CodeGen/AArch64/stack-tagging.ll | 6 + llvm/test/CodeGen/AArch64/sve-intrinsics-dup-x.ll | 127 + ...e-intrinsics-gather-prefetches-scaled-offset.ll | 200 + ...nsics-gather-prefetches-vect-base-imm-offset.ll | 82 + ...ther-prefetches-vect-base-invalid-imm-offset.ll | 286 + .../CodeGen/AArch64/sve-intrinsics-loads-ff.ll | 192 + .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 273 + llvm/test/CodeGen/AArch64/sve-intrinsics-loads.ll | 42 +- llvm/test/CodeGen/AArch64/sve-intrinsics-stores.ll | 42 +- ...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 76 +- ...ed-non-temporal-ldst-addressing-mode-reg-reg.ll | 77 +- ...g-callee-save-size-after-livedebugvariables.mir | 2 +- .../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 3 +- .../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 3 +- .../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 136 + .../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 3 +- .../AMDGPU/GlobalISel/inst-select-ffloor.s32.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 3 +- .../AMDGPU/GlobalISel/inst-select-merge-values.mir | 24 + .../GlobalISel/inst-select-unmerge-values.mir | 29 + .../GlobalISel/irtranslator-function-args.ll | 142 + .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 32 +- .../AMDGPU/GlobalISel/legalize-ctlz-zero-undef.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ctlz.mir | 9 +- .../GlobalISel/legalize-extract-vector-elt.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 6 +- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcmp.mir | 6 +- .../AMDGPU/GlobalISel/legalize-fcopysign.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 16 +- .../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 995 +- .../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 1201 + .../legalize-llvm.amdgcn.image.dim.a16.ll | 3281 ++ .../legalize-llvm.amdgcn.image.load.2d.d16.ll | 1272 +- .../legalize-llvm.amdgcn.image.load.2d.ll | 613 +- .../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 123 + .../legalize-llvm.amdgcn.image.load.3d.ll | 101 + .../legalize-llvm.amdgcn.image.store.2d.d16.ll | 30 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1957 +- .../CodeGen/AMDGPU/GlobalISel/legalize-phi.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir | 56 + .../CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir | 55 + .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 134 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 32 +- .../llvm.amdgcn.image.gather4.a16.dim.ll | 1032 + .../GlobalISel/llvm.amdgcn.image.gather4.dim.ll | 1064 + .../GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll | 782 + .../GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll | 10 + llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll | 2233 ++ .../regbankselect-amdgcn.image.load.1d.ll | 16 +- .../regbankselect-amdgcn.image.sample.1d.ll | 22 +- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 25 +- .../AMDGPU/GlobalISel/regbankselect-sext.mir | 40 +- .../AMDGPU/GlobalISel/regbankselect-zext.mir | 40 +- .../AMDGPU/annotate-kernel-features-hsa-call.ll | 4 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 56 +- .../AMDGPU/build-vector-packed-partial-undef.ll | 10 +- llvm/test/CodeGen/AMDGPU/call-encoding.ll | 6 +- .../AMDGPU/callee-special-input-sgprs-fixed-abi.ll | 343 + .../CodeGen/AMDGPU/callee-special-input-sgprs.ll | 29 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 470 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 39 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.mir | 129 +- llvm/test/CodeGen/AMDGPU/elf.ll | 2 +- llvm/test/CodeGen/AMDGPU/elf.r600.ll | 2 +- llvm/test/CodeGen/AMDGPU/fshl.ll | 513 +- llvm/test/CodeGen/AMDGPU/fshr.ll | 510 +- llvm/test/CodeGen/AMDGPU/indirect-call.ll | 201 + .../test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 5 +- .../CodeGen/AMDGPU/llvm.amdgcn.implicitarg.ptr.ll | 37 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 819 +- llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics.ll | 38 +- llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 6 +- .../CodeGen/AMDGPU/multi-divergent-exit-region.ll | 40 + llvm/test/CodeGen/AMDGPU/nop-data.ll | 2 +- llvm/test/CodeGen/AMDGPU/permute.ll | 3 +- llvm/test/CodeGen/AMDGPU/s_code_end.ll | 4 +- llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 20 +- .../CodeGen/AMDGPU/sext-divergence-driven-isel.ll | 91 + llvm/test/CodeGen/AMDGPU/shift-i128.ll | 8 +- .../AMDGPU/uniform-work-group-attribute-missing.ll | 5 +- .../uniform-work-group-nested-function-calls.ll | 5 +- ...orm-work-group-prevent-attribute-propagation.ll | 7 +- .../uniform-work-group-propagate-attribute.ll | 6 +- .../AMDGPU/uniform-work-group-recursion-test.ll | 5 +- .../test/CodeGen/AMDGPU/uniform-work-group-test.ll | 2 +- llvm/test/CodeGen/AMDGPU/update-phi.ll | 2 - llvm/test/CodeGen/AMDGPU/wqm.mir | 35 + llvm/test/CodeGen/ARM/2012-08-30-select.ll | 2 +- .../CodeGen/ARM/Windows/chkstk-movw-movt-isel.ll | 2 +- llvm/test/CodeGen/ARM/Windows/division-range.ll | 2 +- .../ARM/inlineasm-switch-mode-oneway-from-arm.ll | 2 +- .../ARM/inlineasm-switch-mode-oneway-from-thumb.ll | 2 +- .../CodeGen/ARM/ipra-extra-spills-exceptions.ll | 149 + llvm/test/CodeGen/ARM/ipra-extra-spills.ll | 406 + llvm/test/CodeGen/ARM/krait-cpu-div-attribute.ll | 4 +- llvm/test/CodeGen/ARM/local-call.ll | 2 +- llvm/test/CodeGen/ARM/shift_parts.ll | 261 - llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll | 10 +- llvm/test/CodeGen/ARM/thumb1-varalloc.ll | 2 +- llvm/test/CodeGen/ARM/trap.ll | 12 +- llvm/test/CodeGen/ARM/wrong-t2stmia-size-opt.ll | 2 +- llvm/test/CodeGen/BPF/objdump_imm_hex.ll | 2 +- llvm/test/CodeGen/Generic/csw-debug-assert.ll | 64 + llvm/test/CodeGen/Hexagon/bug18008.ll | 2 +- llvm/test/CodeGen/Hexagon/vect-regpairs.ll | 4 +- llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 4 +- .../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 2 - .../test/CodeGen/MIR/X86/call-site-info-error4.mir | 4 +- .../CodeGen/Mips/GlobalISel/legalizer/bitwise.mir | 78 +- .../CodeGen/Mips/GlobalISel/legalizer/trunc.mir | 3 +- .../GlobalISel/legalizer/zextLoad_and_sextLoad.mir | 3 +- .../Mips/GlobalISel/legalizer/zext_and_sext.mir | 3 +- .../GlobalISel/llvm-ir/zextLoad_and_sextLoad.ll | 3 +- .../Mips/GlobalISel/llvm-ir/zext_and_sext.ll | 3 +- llvm/test/CodeGen/Mips/cconv/callee-saved-float.ll | 2 +- .../CodeGen/Mips/compactbranches/no-beqzc-bnezc.ll | 4 +- llvm/test/CodeGen/Mips/micromips-atomic1.ll | 2 +- llvm/test/CodeGen/Mips/micromips-eva.mir | 2 +- .../CodeGen/Mips/tailcall/tailcall-wrong-isa.ll | 20 +- .../test/CodeGen/Mips/unaligned-memops-mapping.mir | 2 +- llvm/test/CodeGen/PowerPC/2016-04-28-setjmp.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-byval-param.ll | 16 - llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 1026 +- .../CodeGen/PowerPC/aix-cc-byval-limitation1.ll | 16 + .../CodeGen/PowerPC/aix-cc-byval-limitation2.ll | 16 + .../CodeGen/PowerPC/aix-cc-byval-limitation3.ll | 16 + llvm/test/CodeGen/PowerPC/aix-cc-byval.ll | 206 + llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll | 146 + llvm/test/CodeGen/PowerPC/alignlongjumptest.mir | 4 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 54 + llvm/test/CodeGen/PowerPC/early-ret.mir | 63 + llvm/test/CodeGen/PowerPC/fma-precision.ll | 70 +- llvm/test/CodeGen/PowerPC/ifcvt.mir | 53 + .../PowerPC/memCmpUsedInZeroEqualityComparison.ll | 6 +- llvm/test/CodeGen/PowerPC/memcmp-mergeexpand.ll | 4 +- llvm/test/CodeGen/PowerPC/recipest.ll | 9 +- llvm/test/CodeGen/PowerPC/rotl-2.ll | 23 +- llvm/test/CodeGen/RISCV/compress-float.ll | 6 +- llvm/test/CodeGen/RISCV/compress-inline-asm.ll | 2 +- llvm/test/CodeGen/RISCV/compress.ll | 4 +- llvm/test/CodeGen/RISCV/option-norvc.ll | 2 +- llvm/test/CodeGen/RISCV/option-rvc.ll | 2 +- llvm/test/CodeGen/SystemZ/rot-01.ll | 15 +- llvm/test/CodeGen/SystemZ/rot-02.ll | 34 +- llvm/test/CodeGen/SystemZ/rot-shift-64-sub-amt.ll | 53 +- llvm/test/CodeGen/SystemZ/shift-01.ll | 62 +- llvm/test/CodeGen/SystemZ/shift-02.ll | 62 +- llvm/test/CodeGen/SystemZ/shift-03.ll | 62 +- llvm/test/CodeGen/SystemZ/shift-04.ll | 126 +- llvm/test/CodeGen/SystemZ/shift-05.ll | 78 +- llvm/test/CodeGen/SystemZ/shift-06.ll | 78 +- llvm/test/CodeGen/SystemZ/shift-07.ll | 78 +- llvm/test/CodeGen/SystemZ/shift-08.ll | 85 +- llvm/test/CodeGen/SystemZ/shift-09.ll | 31 +- llvm/test/CodeGen/SystemZ/shift-10.ll | 50 +- llvm/test/CodeGen/SystemZ/shift-11.ll | 49 +- llvm/test/CodeGen/SystemZ/shift-12.ll | 81 +- llvm/test/CodeGen/SystemZ/vec-move-23.ll | 131 + llvm/test/CodeGen/Thumb/large-stack.ll | 4 +- llvm/test/CodeGen/Thumb2/fir.ll | 53 + llvm/test/CodeGen/Thumb2/ifcvt-minsize.ll | 13 +- .../Thumb2/mve-intrinsics/longshift-const.ll | 396 + .../Thumb2/mve-intrinsics/longshift-demand.ll | 876 + llvm/test/CodeGen/Thumb2/mve-intrinsics/ternary.ll | 591 + llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll | 589 + llvm/test/CodeGen/Thumb2/shift_parts.ll | 509 + llvm/test/CodeGen/Thumb2/thumb2-ror.ll | 31 +- llvm/test/CodeGen/WebAssembly/simd-shift-unroll.ll | 128 + llvm/test/CodeGen/X86/2014-08-29-CompactUnwind.ll | 2 +- .../X86/align-branch-boundary-suppressions.ll | 6 +- llvm/test/CodeGen/X86/avg.ll | 214 +- llvm/test/CodeGen/X86/avx512-calling-conv.ll | 960 + llvm/test/CodeGen/X86/avx512-vec3-crash.ll | 2 +- llvm/test/CodeGen/X86/basicblock-sections-cold.ll | 41 + .../CodeGen/X86/basicblock-sections-directjumps.ll | 38 + llvm/test/CodeGen/X86/basicblock-sections-eh.ll | 84 + .../test/CodeGen/X86/basicblock-sections-labels.ll | 33 + llvm/test/CodeGen/X86/basicblock-sections-list.ll | 76 + .../test/CodeGen/X86/basicblock-sections-listbb.ll | 38 + .../CodeGen/X86/basicblock-sections-mir-parse.mir | 131 + .../CodeGen/X86/basicblock-sections-mir-print.ll | 32 + llvm/test/CodeGen/X86/basicblock-sections.ll | 36 + llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 6 +- llvm/test/CodeGen/X86/buildvec-insertvec.ll | 2 - llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +- llvm/test/CodeGen/X86/callbr-asm-obj-file.ll | 2 +- llvm/test/CodeGen/X86/clz.ll | 964 +- llvm/test/CodeGen/X86/combine-rotates.ll | 66 +- llvm/test/CodeGen/X86/compact-unwind.ll | 8 +- llvm/test/CodeGen/X86/extract-concat.ll | 4 - llvm/test/CodeGen/X86/fp-intrinsics-flags.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-smax.ll | 52 +- llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 52 +- llvm/test/CodeGen/X86/horizontal-reduce-umax.ll | 64 +- llvm/test/CodeGen/X86/horizontal-reduce-umin.ll | 52 +- llvm/test/CodeGen/X86/implicit-faultmap.ll | 4 +- .../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 + llvm/test/CodeGen/X86/memcmp-more-load-pairs.ll | 293 +- llvm/test/CodeGen/X86/mingw-comdats-xdata.ll | 2 +- llvm/test/CodeGen/X86/mingw-comdats.ll | 2 +- llvm/test/CodeGen/X86/movmsk-cmp.ll | 85 +- llvm/test/CodeGen/X86/noreturn-call-win64.ll | 58 - llvm/test/CodeGen/X86/patchable-prologue.ll | 2 +- llvm/test/CodeGen/X86/sadd_sat_vec.ll | 252 +- llvm/test/CodeGen/X86/scalar_widen_div.ll | 4 +- llvm/test/CodeGen/X86/shift-by-signext.ll | 4 +- llvm/test/CodeGen/X86/shift-double-x86_64.ll | 2 - llvm/test/CodeGen/X86/shift-double.ll | 10 +- llvm/test/CodeGen/X86/ssub_sat_vec.ll | 262 +- llvm/test/CodeGen/X86/stack-folding-avx512bf16.ll | 12 +- llvm/test/CodeGen/X86/stack-guard-oob.ll | 415 + llvm/test/CodeGen/X86/uadd_sat_vec.ll | 188 +- llvm/test/CodeGen/X86/usub_sat_vec.ll | 105 +- llvm/test/CodeGen/X86/var-permute-128.ll | 2 +- llvm/test/CodeGen/X86/var-permute-512.ll | 16 +- llvm/test/CodeGen/X86/vector-bitreverse.ll | 2 +- llvm/test/CodeGen/X86/vector-fshl-rot-512.ll | 62 +- llvm/test/CodeGen/X86/vector-fshr-rot-512.ll | 50 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-128.ll | 8 +- llvm/test/CodeGen/X86/vector-reduce-add.ll | 321 +- llvm/test/CodeGen/X86/vector-reduce-and.ll | 342 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 105 +- llvm/test/CodeGen/X86/vector-reduce-or.ll | 342 +- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 48 +- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 48 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 149 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 141 +- llvm/test/CodeGen/X86/vector-reduce-xor.ll | 342 +- llvm/test/CodeGen/X86/vector-shuffle-128-v8.ll | 207 + llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 166 + llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll | 91 + llvm/test/CodeGen/X86/vselect-constants.ll | 39 + llvm/test/CodeGen/X86/widen_bitops-0.ll | 12 +- llvm/test/CodeGen/X86/xray-section-group.ll | 2 +- llvm/test/DebugInfo/AArch64/big-endian-dump.ll | 2 +- .../AArch64/dbgcall-site-float-entry-value.ll | 49 + llvm/test/DebugInfo/AArch64/little-endian-dump.ll | 2 +- llvm/test/DebugInfo/AMDGPU/print-reg-name.s | 12 +- llvm/test/DebugInfo/AMDGPU/register-mapping.s | 37 - llvm/test/DebugInfo/ARM/big-endian-dump.ll | 2 +- llvm/test/DebugInfo/ARM/little-endian-dump.ll | 2 +- llvm/test/DebugInfo/COFF/no-cus.ll | 2 +- .../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovd.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovs.mir | 2 +- .../MIR/ARM/dbgcall-site-propagated-value.mir | 6 +- .../dbgcall-site-instr-before-bundled-call.mir | 4 +- .../live-debug-values-bundled-entry-values.mir | 2 - llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 2 - llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +- .../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 10 +- .../DebugInfo/MIR/X86/callsite-stack-value.mir | 68 + .../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +- .../MIR/X86/dbgcall-site-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-partial-describe.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +- .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +- llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +- .../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +- .../MIR/X86/entry-value-of-modified-param.mir | 7 +- .../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +- .../MIR/X86/propagate-entry-value-cross-bbs.mir | 11 +- .../MIR/X86/unreachable-block-call-site.mir | 2 +- llvm/test/DebugInfo/RISCV/dwarf-riscv-relocs.ll | 2 +- llvm/test/DebugInfo/Sparc/gnu-window-save.ll | 4 +- .../test/DebugInfo/X86/DW_AT_location-reference.ll | 4 +- llvm/test/DebugInfo/X86/dbg-value-range.ll | 2 +- .../DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +- .../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +- .../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +- llvm/test/DebugInfo/X86/loclists-dwp.ll | 6 +- llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll | 88 - ...m64_relocations.s => MachO_arm64_relocations.s} | 0 .../X86/Inputs/MachO_global_linker_private_def.s | 12 + .../X86/Inputs/MachO_internal_linker_private_def.s | 12 + .../JITLink/X86/MachO_linker_private_symbols.s | 22 + .../ExecutionEngine/OrcLazy/minimal-throw-catch.ll | 58 + llvm/test/IR/assume-builder.ll | 8 +- llvm/test/MC/AArch64/SVE/abs.s | 2 +- llvm/test/MC/AArch64/SVE/add.s | 2 +- llvm/test/MC/AArch64/SVE/addpl.s | 2 +- llvm/test/MC/AArch64/SVE/addvl.s | 2 +- llvm/test/MC/AArch64/SVE/adr.s | 2 +- llvm/test/MC/AArch64/SVE/and.s | 2 +- llvm/test/MC/AArch64/SVE/ands.s | 2 +- llvm/test/MC/AArch64/SVE/andv.s | 2 +- llvm/test/MC/AArch64/SVE/asr.s | 2 +- llvm/test/MC/AArch64/SVE/asrd.s | 2 +- llvm/test/MC/AArch64/SVE/asrr.s | 2 +- llvm/test/MC/AArch64/SVE/bic.s | 2 +- llvm/test/MC/AArch64/SVE/bics.s | 2 +- llvm/test/MC/AArch64/SVE/brka.s | 2 +- llvm/test/MC/AArch64/SVE/brkas.s | 2 +- llvm/test/MC/AArch64/SVE/brkb.s | 2 +- llvm/test/MC/AArch64/SVE/brkbs.s | 2 +- llvm/test/MC/AArch64/SVE/brkn.s | 2 +- llvm/test/MC/AArch64/SVE/brkns.s | 2 +- llvm/test/MC/AArch64/SVE/brkpa.s | 2 +- llvm/test/MC/AArch64/SVE/brkpas.s | 2 +- llvm/test/MC/AArch64/SVE/brkpb.s | 2 +- llvm/test/MC/AArch64/SVE/brkpbs.s | 2 +- llvm/test/MC/AArch64/SVE/clasta.s | 2 +- llvm/test/MC/AArch64/SVE/clastb.s | 2 +- llvm/test/MC/AArch64/SVE/cls.s | 2 +- llvm/test/MC/AArch64/SVE/clz.s | 2 +- llvm/test/MC/AArch64/SVE/cmpeq.s | 2 +- llvm/test/MC/AArch64/SVE/cmpge.s | 2 +- llvm/test/MC/AArch64/SVE/cmpgt.s | 2 +- llvm/test/MC/AArch64/SVE/cmphi.s | 2 +- llvm/test/MC/AArch64/SVE/cmphs.s | 2 +- llvm/test/MC/AArch64/SVE/cmple.s | 2 +- llvm/test/MC/AArch64/SVE/cmplo.s | 2 +- llvm/test/MC/AArch64/SVE/cmpls.s | 2 +- llvm/test/MC/AArch64/SVE/cmplt.s | 2 +- llvm/test/MC/AArch64/SVE/cmpne.s | 2 +- llvm/test/MC/AArch64/SVE/cnot.s | 2 +- llvm/test/MC/AArch64/SVE/cnt.s | 2 +- llvm/test/MC/AArch64/SVE/cntb.s | 2 +- llvm/test/MC/AArch64/SVE/cntd.s | 2 +- llvm/test/MC/AArch64/SVE/cnth.s | 2 +- llvm/test/MC/AArch64/SVE/cntp.s | 2 +- llvm/test/MC/AArch64/SVE/cntw.s | 2 +- llvm/test/MC/AArch64/SVE/compact.s | 2 +- llvm/test/MC/AArch64/SVE/cpy.s | 2 +- llvm/test/MC/AArch64/SVE/ctermeq.s | 2 +- llvm/test/MC/AArch64/SVE/ctermne.s | 2 +- llvm/test/MC/AArch64/SVE/decb.s | 2 +- llvm/test/MC/AArch64/SVE/decd.s | 2 +- llvm/test/MC/AArch64/SVE/dech.s | 2 +- llvm/test/MC/AArch64/SVE/decp.s | 2 +- llvm/test/MC/AArch64/SVE/decw.s | 2 +- llvm/test/MC/AArch64/SVE/dup.s | 2 +- llvm/test/MC/AArch64/SVE/dupm.s | 2 +- llvm/test/MC/AArch64/SVE/eon.s | 2 +- llvm/test/MC/AArch64/SVE/eor.s | 2 +- llvm/test/MC/AArch64/SVE/eors.s | 2 +- llvm/test/MC/AArch64/SVE/eorv.s | 2 +- llvm/test/MC/AArch64/SVE/ext.s | 2 +- llvm/test/MC/AArch64/SVE/fabd.s | 2 +- llvm/test/MC/AArch64/SVE/fabs.s | 2 +- llvm/test/MC/AArch64/SVE/facge.s | 2 +- llvm/test/MC/AArch64/SVE/facgt.s | 2 +- llvm/test/MC/AArch64/SVE/facle.s | 2 +- llvm/test/MC/AArch64/SVE/faclt.s | 2 +- llvm/test/MC/AArch64/SVE/fadd.s | 2 +- llvm/test/MC/AArch64/SVE/fadda.s | 2 +- llvm/test/MC/AArch64/SVE/faddv.s | 2 +- llvm/test/MC/AArch64/SVE/fcadd.s | 2 +- llvm/test/MC/AArch64/SVE/fcmeq.s | 2 +- llvm/test/MC/AArch64/SVE/fcmge.s | 2 +- llvm/test/MC/AArch64/SVE/fcmgt.s | 2 +- llvm/test/MC/AArch64/SVE/fcmla.s | 2 +- llvm/test/MC/AArch64/SVE/fcmle.s | 2 +- llvm/test/MC/AArch64/SVE/fcmlt.s | 2 +- llvm/test/MC/AArch64/SVE/fcmne.s | 2 +- llvm/test/MC/AArch64/SVE/fcmuo.s | 2 +- llvm/test/MC/AArch64/SVE/fcpy.s | 2 +- llvm/test/MC/AArch64/SVE/fcvt.s | 2 +- llvm/test/MC/AArch64/SVE/fcvtzs.s | 2 +- llvm/test/MC/AArch64/SVE/fcvtzu.s | 2 +- llvm/test/MC/AArch64/SVE/fdiv.s | 2 +- llvm/test/MC/AArch64/SVE/fdivr.s | 2 +- llvm/test/MC/AArch64/SVE/fdup.s | 2 +- llvm/test/MC/AArch64/SVE/fexpa.s | 2 +- llvm/test/MC/AArch64/SVE/fmad.s | 2 +- llvm/test/MC/AArch64/SVE/fmax.s | 2 +- llvm/test/MC/AArch64/SVE/fmaxnm.s | 2 +- llvm/test/MC/AArch64/SVE/fmaxnmv.s | 2 +- llvm/test/MC/AArch64/SVE/fmaxv.s | 2 +- llvm/test/MC/AArch64/SVE/fmin.s | 2 +- llvm/test/MC/AArch64/SVE/fminnm.s | 2 +- llvm/test/MC/AArch64/SVE/fminnmv.s | 2 +- llvm/test/MC/AArch64/SVE/fminv.s | 2 +- llvm/test/MC/AArch64/SVE/fmla.s | 2 +- llvm/test/MC/AArch64/SVE/fmls.s | 2 +- llvm/test/MC/AArch64/SVE/fmov.s | 2 +- llvm/test/MC/AArch64/SVE/fmsb.s | 2 +- llvm/test/MC/AArch64/SVE/fmul.s | 2 +- llvm/test/MC/AArch64/SVE/fmulx.s | 2 +- llvm/test/MC/AArch64/SVE/fneg.s | 2 +- llvm/test/MC/AArch64/SVE/fnmad.s | 2 +- llvm/test/MC/AArch64/SVE/fnmla.s | 2 +- llvm/test/MC/AArch64/SVE/fnmls.s | 2 +- llvm/test/MC/AArch64/SVE/fnmsb.s | 2 +- llvm/test/MC/AArch64/SVE/frecpe.s | 2 +- llvm/test/MC/AArch64/SVE/frecps.s | 2 +- llvm/test/MC/AArch64/SVE/frecpx.s | 2 +- llvm/test/MC/AArch64/SVE/frinta.s | 2 +- llvm/test/MC/AArch64/SVE/frinti.s | 2 +- llvm/test/MC/AArch64/SVE/frintm.s | 2 +- llvm/test/MC/AArch64/SVE/frintn.s | 2 +- llvm/test/MC/AArch64/SVE/frintp.s | 2 +- llvm/test/MC/AArch64/SVE/frintx.s | 2 +- llvm/test/MC/AArch64/SVE/frintz.s | 2 +- llvm/test/MC/AArch64/SVE/frsqrte.s | 2 +- llvm/test/MC/AArch64/SVE/frsqrts.s | 2 +- llvm/test/MC/AArch64/SVE/fscale.s | 2 +- llvm/test/MC/AArch64/SVE/fsqrt.s | 2 +- llvm/test/MC/AArch64/SVE/fsub.s | 2 +- llvm/test/MC/AArch64/SVE/fsubr.s | 2 +- llvm/test/MC/AArch64/SVE/ftmad.s | 2 +- llvm/test/MC/AArch64/SVE/ftsmul.s | 2 +- llvm/test/MC/AArch64/SVE/ftssel.s | 2 +- llvm/test/MC/AArch64/SVE/incb.s | 2 +- llvm/test/MC/AArch64/SVE/incd.s | 2 +- llvm/test/MC/AArch64/SVE/inch.s | 2 +- llvm/test/MC/AArch64/SVE/incp.s | 2 +- llvm/test/MC/AArch64/SVE/incw.s | 2 +- llvm/test/MC/AArch64/SVE/index.s | 2 +- llvm/test/MC/AArch64/SVE/insr.s | 2 +- llvm/test/MC/AArch64/SVE/lasta.s | 2 +- llvm/test/MC/AArch64/SVE/lastb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1b.s | 2 +- llvm/test/MC/AArch64/SVE/ld1d.s | 2 +- llvm/test/MC/AArch64/SVE/ld1h.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rd.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqd.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rsb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rsh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rsw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1sb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1sh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1sw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1w.s | 2 +- llvm/test/MC/AArch64/SVE/ld2b.s | 2 +- llvm/test/MC/AArch64/SVE/ld2d.s | 2 +- llvm/test/MC/AArch64/SVE/ld2h.s | 2 +- llvm/test/MC/AArch64/SVE/ld2w.s | 2 +- llvm/test/MC/AArch64/SVE/ld3b.s | 2 +- llvm/test/MC/AArch64/SVE/ld3d.s | 2 +- llvm/test/MC/AArch64/SVE/ld3h.s | 2 +- llvm/test/MC/AArch64/SVE/ld3w.s | 2 +- llvm/test/MC/AArch64/SVE/ld4b.s | 2 +- llvm/test/MC/AArch64/SVE/ld4d.s | 2 +- llvm/test/MC/AArch64/SVE/ld4h.s | 2 +- llvm/test/MC/AArch64/SVE/ld4w.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1b.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1d.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1h.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1sb.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1sh.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1sw.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1w.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1b.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1d.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1h.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1sb.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1sh.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1sw.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1w.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1b.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1d.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1h.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1w.s | 2 +- llvm/test/MC/AArch64/SVE/ldr.s | 2 +- llvm/test/MC/AArch64/SVE/lsl.s | 2 +- llvm/test/MC/AArch64/SVE/lslr.s | 2 +- llvm/test/MC/AArch64/SVE/lsr.s | 2 +- llvm/test/MC/AArch64/SVE/lsrr.s | 2 +- llvm/test/MC/AArch64/SVE/mad.s | 2 +- llvm/test/MC/AArch64/SVE/mla.s | 2 +- llvm/test/MC/AArch64/SVE/mls.s | 2 +- llvm/test/MC/AArch64/SVE/mov.s | 2 +- llvm/test/MC/AArch64/SVE/movprfx.s | 2 +- llvm/test/MC/AArch64/SVE/movs.s | 2 +- llvm/test/MC/AArch64/SVE/msb.s | 2 +- llvm/test/MC/AArch64/SVE/mul.s | 2 +- llvm/test/MC/AArch64/SVE/nand.s | 2 +- llvm/test/MC/AArch64/SVE/nands.s | 2 +- llvm/test/MC/AArch64/SVE/neg.s | 2 +- llvm/test/MC/AArch64/SVE/nor.s | 2 +- llvm/test/MC/AArch64/SVE/nors.s | 2 +- llvm/test/MC/AArch64/SVE/not.s | 2 +- llvm/test/MC/AArch64/SVE/nots.s | 2 +- llvm/test/MC/AArch64/SVE/orn.s | 2 +- llvm/test/MC/AArch64/SVE/orns.s | 2 +- llvm/test/MC/AArch64/SVE/orr.s | 2 +- llvm/test/MC/AArch64/SVE/orrs.s | 2 +- llvm/test/MC/AArch64/SVE/orv.s | 2 +- llvm/test/MC/AArch64/SVE/pfalse.s | 2 +- llvm/test/MC/AArch64/SVE/pfirst.s | 2 +- llvm/test/MC/AArch64/SVE/pnext.s | 2 +- llvm/test/MC/AArch64/SVE/prfb.s | 2 +- llvm/test/MC/AArch64/SVE/prfd.s | 2 +- llvm/test/MC/AArch64/SVE/prfh.s | 2 +- llvm/test/MC/AArch64/SVE/prfw.s | 2 +- llvm/test/MC/AArch64/SVE/ptest.s | 2 +- llvm/test/MC/AArch64/SVE/ptrue.s | 2 +- llvm/test/MC/AArch64/SVE/ptrues.s | 2 +- llvm/test/MC/AArch64/SVE/punpkhi.s | 2 +- llvm/test/MC/AArch64/SVE/punpklo.s | 2 +- llvm/test/MC/AArch64/SVE/rbit.s | 2 +- llvm/test/MC/AArch64/SVE/rdffr.s | 2 +- llvm/test/MC/AArch64/SVE/rdffrs.s | 2 +- llvm/test/MC/AArch64/SVE/rdvl.s | 2 +- llvm/test/MC/AArch64/SVE/rev.s | 2 +- llvm/test/MC/AArch64/SVE/revb.s | 2 +- llvm/test/MC/AArch64/SVE/revh.s | 2 +- llvm/test/MC/AArch64/SVE/revw.s | 2 +- llvm/test/MC/AArch64/SVE/sabd.s | 2 +- llvm/test/MC/AArch64/SVE/saddv.s | 2 +- llvm/test/MC/AArch64/SVE/scvtf.s | 2 +- llvm/test/MC/AArch64/SVE/sdiv.s | 2 +- llvm/test/MC/AArch64/SVE/sdivr.s | 2 +- llvm/test/MC/AArch64/SVE/sdot.s | 2 +- llvm/test/MC/AArch64/SVE/sel.s | 2 +- llvm/test/MC/AArch64/SVE/setffr.s | 2 +- llvm/test/MC/AArch64/SVE/smax.s | 2 +- llvm/test/MC/AArch64/SVE/smaxv.s | 2 +- llvm/test/MC/AArch64/SVE/smin.s | 2 +- llvm/test/MC/AArch64/SVE/sminv.s | 2 +- llvm/test/MC/AArch64/SVE/smulh.s | 2 +- llvm/test/MC/AArch64/SVE/splice.s | 2 +- llvm/test/MC/AArch64/SVE/sqadd.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecb.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecd.s | 2 +- llvm/test/MC/AArch64/SVE/sqdech.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecp.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecw.s | 2 +- llvm/test/MC/AArch64/SVE/sqincb.s | 2 +- llvm/test/MC/AArch64/SVE/sqincd.s | 2 +- llvm/test/MC/AArch64/SVE/sqinch.s | 2 +- llvm/test/MC/AArch64/SVE/sqincp.s | 2 +- llvm/test/MC/AArch64/SVE/sqincw.s | 2 +- llvm/test/MC/AArch64/SVE/sqsub.s | 2 +- llvm/test/MC/AArch64/SVE/st1b.s | 2 +- llvm/test/MC/AArch64/SVE/st1d.s | 2 +- llvm/test/MC/AArch64/SVE/st1h.s | 2 +- llvm/test/MC/AArch64/SVE/st1w.s | 2 +- llvm/test/MC/AArch64/SVE/st2b.s | 2 +- llvm/test/MC/AArch64/SVE/st2d.s | 2 +- llvm/test/MC/AArch64/SVE/st2h.s | 2 +- llvm/test/MC/AArch64/SVE/st2w.s | 2 +- llvm/test/MC/AArch64/SVE/st3b.s | 2 +- llvm/test/MC/AArch64/SVE/st3d.s | 2 +- llvm/test/MC/AArch64/SVE/st3h.s | 2 +- llvm/test/MC/AArch64/SVE/st3w.s | 2 +- llvm/test/MC/AArch64/SVE/st4b.s | 2 +- llvm/test/MC/AArch64/SVE/st4d.s | 2 +- llvm/test/MC/AArch64/SVE/st4h.s | 2 +- llvm/test/MC/AArch64/SVE/st4w.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1b.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1d.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1h.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1w.s | 2 +- llvm/test/MC/AArch64/SVE/str.s | 2 +- llvm/test/MC/AArch64/SVE/sub.s | 2 +- llvm/test/MC/AArch64/SVE/subr.s | 2 +- llvm/test/MC/AArch64/SVE/sunpkhi.s | 2 +- llvm/test/MC/AArch64/SVE/sunpklo.s | 2 +- llvm/test/MC/AArch64/SVE/sxtb.s | 2 +- llvm/test/MC/AArch64/SVE/sxth.s | 2 +- llvm/test/MC/AArch64/SVE/sxtw.s | 2 +- llvm/test/MC/AArch64/SVE/system-regs.s | 2 +- llvm/test/MC/AArch64/SVE/tbl.s | 2 +- llvm/test/MC/AArch64/SVE/trn1.s | 2 +- llvm/test/MC/AArch64/SVE/trn2.s | 2 +- llvm/test/MC/AArch64/SVE/uabd.s | 2 +- llvm/test/MC/AArch64/SVE/uaddv.s | 2 +- llvm/test/MC/AArch64/SVE/ucvtf.s | 2 +- llvm/test/MC/AArch64/SVE/udiv.s | 2 +- llvm/test/MC/AArch64/SVE/udivr.s | 2 +- llvm/test/MC/AArch64/SVE/udot.s | 2 +- llvm/test/MC/AArch64/SVE/umax.s | 2 +- llvm/test/MC/AArch64/SVE/umaxv.s | 2 +- llvm/test/MC/AArch64/SVE/umin.s | 2 +- llvm/test/MC/AArch64/SVE/uminv.s | 2 +- llvm/test/MC/AArch64/SVE/umulh.s | 2 +- llvm/test/MC/AArch64/SVE/uqadd.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecb.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecd.s | 2 +- llvm/test/MC/AArch64/SVE/uqdech.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecp.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecw.s | 2 +- llvm/test/MC/AArch64/SVE/uqincb.s | 2 +- llvm/test/MC/AArch64/SVE/uqincd.s | 2 +- llvm/test/MC/AArch64/SVE/uqinch.s | 2 +- llvm/test/MC/AArch64/SVE/uqincp.s | 2 +- llvm/test/MC/AArch64/SVE/uqincw.s | 2 +- llvm/test/MC/AArch64/SVE/uqsub.s | 2 +- llvm/test/MC/AArch64/SVE/uunpkhi.s | 2 +- llvm/test/MC/AArch64/SVE/uunpklo.s | 2 +- llvm/test/MC/AArch64/SVE/uxtb.s | 2 +- llvm/test/MC/AArch64/SVE/uxth.s | 2 +- llvm/test/MC/AArch64/SVE/uxtw.s | 2 +- llvm/test/MC/AArch64/SVE/uzp1.s | 2 +- llvm/test/MC/AArch64/SVE/uzp2.s | 2 +- llvm/test/MC/AArch64/SVE/whilele.s | 2 +- llvm/test/MC/AArch64/SVE/whilelo.s | 2 +- llvm/test/MC/AArch64/SVE/whilels.s | 2 +- llvm/test/MC/AArch64/SVE/whilelt.s | 2 +- llvm/test/MC/AArch64/SVE/wrffr.s | 2 +- llvm/test/MC/AArch64/SVE/zip1.s | 2 +- llvm/test/MC/AArch64/SVE/zip2.s | 2 +- llvm/test/MC/AArch64/SVE2/adclb.s | 2 +- llvm/test/MC/AArch64/SVE2/adclt.s | 2 +- llvm/test/MC/AArch64/SVE2/addhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/addhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/addp.s | 2 +- llvm/test/MC/AArch64/SVE2/aesd.s | 2 +- llvm/test/MC/AArch64/SVE2/aese.s | 2 +- llvm/test/MC/AArch64/SVE2/aesimc.s | 2 +- llvm/test/MC/AArch64/SVE2/aesmc.s | 2 +- llvm/test/MC/AArch64/SVE2/bcax.s | 2 +- llvm/test/MC/AArch64/SVE2/bdep.s | 2 +- llvm/test/MC/AArch64/SVE2/bext.s | 2 +- llvm/test/MC/AArch64/SVE2/bgrp.s | 2 +- llvm/test/MC/AArch64/SVE2/bsl.s | 2 +- llvm/test/MC/AArch64/SVE2/bsl1n.s | 2 +- llvm/test/MC/AArch64/SVE2/bsl2n.s | 2 +- llvm/test/MC/AArch64/SVE2/cadd.s | 2 +- llvm/test/MC/AArch64/SVE2/cdot.s | 2 +- llvm/test/MC/AArch64/SVE2/cmla.s | 2 +- llvm/test/MC/AArch64/SVE2/eor3.s | 2 +- llvm/test/MC/AArch64/SVE2/eorbt.s | 2 +- llvm/test/MC/AArch64/SVE2/eortb.s | 2 +- llvm/test/MC/AArch64/SVE2/ext.s | 2 +- llvm/test/MC/AArch64/SVE2/faddp.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtlt.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtnt.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtx.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtxnt.s | 2 +- llvm/test/MC/AArch64/SVE2/flogb.s | 2 +- llvm/test/MC/AArch64/SVE2/fmaxnmp.s | 2 +- llvm/test/MC/AArch64/SVE2/fmaxp.s | 2 +- llvm/test/MC/AArch64/SVE2/fminnmp.s | 2 +- llvm/test/MC/AArch64/SVE2/fminp.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/histcnt.s | 2 +- llvm/test/MC/AArch64/SVE2/histseg.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1b.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1d.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1h.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1sb.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1sh.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1sw.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1w.s | 2 +- llvm/test/MC/AArch64/SVE2/match.s | 2 +- llvm/test/MC/AArch64/SVE2/mla.s | 2 +- llvm/test/MC/AArch64/SVE2/mls.s | 2 +- llvm/test/MC/AArch64/SVE2/mul.s | 2 +- llvm/test/MC/AArch64/SVE2/nbsl.s | 2 +- llvm/test/MC/AArch64/SVE2/nmatch.s | 2 +- llvm/test/MC/AArch64/SVE2/pmul.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullb-128.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullb.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullt-128.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullt.s | 2 +- llvm/test/MC/AArch64/SVE2/raddhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/raddhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/rax1.s | 2 +- llvm/test/MC/AArch64/SVE2/rshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/rshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/rsubhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/rsubhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/saba.s | 2 +- llvm/test/MC/AArch64/SVE2/sabalb.s | 2 +- llvm/test/MC/AArch64/SVE2/sabalt.s | 2 +- llvm/test/MC/AArch64/SVE2/sabdlb.s | 2 +- llvm/test/MC/AArch64/SVE2/sabdlt.s | 2 +- llvm/test/MC/AArch64/SVE2/sadalp.s | 2 +- llvm/test/MC/AArch64/SVE2/saddlb.s | 2 +- llvm/test/MC/AArch64/SVE2/saddlbt.s | 2 +- llvm/test/MC/AArch64/SVE2/saddlt.s | 2 +- llvm/test/MC/AArch64/SVE2/saddwb.s | 2 +- llvm/test/MC/AArch64/SVE2/saddwt.s | 2 +- llvm/test/MC/AArch64/SVE2/sbclb.s | 2 +- llvm/test/MC/AArch64/SVE2/sbclt.s | 2 +- llvm/test/MC/AArch64/SVE2/shadd.s | 2 +- llvm/test/MC/AArch64/SVE2/shrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/shrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/shsub.s | 2 +- llvm/test/MC/AArch64/SVE2/shsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/sli.s | 2 +- llvm/test/MC/AArch64/SVE2/sm4e.s | 2 +- llvm/test/MC/AArch64/SVE2/sm4ekey.s | 2 +- llvm/test/MC/AArch64/SVE2/smaxp.s | 2 +- llvm/test/MC/AArch64/SVE2/sminp.s | 2 +- llvm/test/MC/AArch64/SVE2/smlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/smlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/smlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/smlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/smulh.s | 2 +- llvm/test/MC/AArch64/SVE2/smullb.s | 2 +- llvm/test/MC/AArch64/SVE2/smullt.s | 2 +- llvm/test/MC/AArch64/SVE2/splice.s | 2 +- llvm/test/MC/AArch64/SVE2/sqabs.s | 2 +- llvm/test/MC/AArch64/SVE2/sqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/sqcadd.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlalbt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlslbt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmulh.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmullb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmullt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqneg.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdcmlah.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdmlah.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdmlsh.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdmulh.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshl.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrunb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrunt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshl.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshlu.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrunb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrunt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqsub.s | 2 +- llvm/test/MC/AArch64/SVE2/sqsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtnb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtnt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtunb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtunt.s | 2 +- llvm/test/MC/AArch64/SVE2/srhadd.s | 2 +- llvm/test/MC/AArch64/SVE2/sri.s | 2 +- llvm/test/MC/AArch64/SVE2/srshl.s | 2 +- llvm/test/MC/AArch64/SVE2/srshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/srshr.s | 2 +- llvm/test/MC/AArch64/SVE2/srsra.s | 2 +- llvm/test/MC/AArch64/SVE2/sshllb.s | 2 +- llvm/test/MC/AArch64/SVE2/sshllt.s | 2 +- llvm/test/MC/AArch64/SVE2/ssra.s | 2 +- llvm/test/MC/AArch64/SVE2/ssublb.s | 2 +- llvm/test/MC/AArch64/SVE2/ssublbt.s | 2 +- llvm/test/MC/AArch64/SVE2/ssublt.s | 2 +- llvm/test/MC/AArch64/SVE2/ssubltb.s | 2 +- llvm/test/MC/AArch64/SVE2/ssubwb.s | 2 +- llvm/test/MC/AArch64/SVE2/ssubwt.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1b.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1d.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1h.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1w.s | 2 +- llvm/test/MC/AArch64/SVE2/subhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/subhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/suqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/tbl.s | 2 +- llvm/test/MC/AArch64/SVE2/tbx.s | 2 +- llvm/test/MC/AArch64/SVE2/uaba.s | 2 +- llvm/test/MC/AArch64/SVE2/uabalb.s | 2 +- llvm/test/MC/AArch64/SVE2/uabalt.s | 2 +- llvm/test/MC/AArch64/SVE2/uabdlb.s | 2 +- llvm/test/MC/AArch64/SVE2/uabdlt.s | 2 +- llvm/test/MC/AArch64/SVE2/uadalp.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddlb.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddlt.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddwb.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddwt.s | 2 +- llvm/test/MC/AArch64/SVE2/uhadd.s | 2 +- llvm/test/MC/AArch64/SVE2/uhsub.s | 2 +- llvm/test/MC/AArch64/SVE2/uhsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/umaxp.s | 2 +- llvm/test/MC/AArch64/SVE2/uminp.s | 2 +- llvm/test/MC/AArch64/SVE2/umlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/umlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/umlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/umlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/umulh.s | 2 +- llvm/test/MC/AArch64/SVE2/umullb.s | 2 +- llvm/test/MC/AArch64/SVE2/umullt.s | 2 +- llvm/test/MC/AArch64/SVE2/uqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshl.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshl.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/uqsub.s | 2 +- llvm/test/MC/AArch64/SVE2/uqsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/uqxtnb.s | 2 +- llvm/test/MC/AArch64/SVE2/uqxtnt.s | 2 +- llvm/test/MC/AArch64/SVE2/urecpe.s | 2 +- llvm/test/MC/AArch64/SVE2/urhadd.s | 2 +- llvm/test/MC/AArch64/SVE2/urshl.s | 2 +- llvm/test/MC/AArch64/SVE2/urshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/urshr.s | 2 +- llvm/test/MC/AArch64/SVE2/ursqrte.s | 2 +- llvm/test/MC/AArch64/SVE2/ursra.s | 2 +- llvm/test/MC/AArch64/SVE2/ushllb.s | 2 +- llvm/test/MC/AArch64/SVE2/ushllt.s | 2 +- llvm/test/MC/AArch64/SVE2/usqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/usra.s | 2 +- llvm/test/MC/AArch64/SVE2/usublb.s | 2 +- llvm/test/MC/AArch64/SVE2/usublt.s | 2 +- llvm/test/MC/AArch64/SVE2/usubwb.s | 2 +- llvm/test/MC/AArch64/SVE2/usubwt.s | 2 +- llvm/test/MC/AArch64/SVE2/whilege.s | 2 +- llvm/test/MC/AArch64/SVE2/whilegt.s | 2 +- llvm/test/MC/AArch64/SVE2/whilehi.s | 2 +- llvm/test/MC/AArch64/SVE2/whilehs.s | 2 +- llvm/test/MC/AArch64/SVE2/whilerw.s | 2 +- llvm/test/MC/AArch64/SVE2/whilewr.s | 2 +- llvm/test/MC/AArch64/SVE2/xar.s | 2 +- llvm/test/MC/AArch64/adrp-annotation.s | 2 +- llvm/test/MC/AArch64/arm32-elf-relocs.s | 2 +- .../MC/AArch64/arm64-compact-unwind-fallback.s | 2 +- llvm/test/MC/AArch64/arm64-elf-relocs.s | 2 +- llvm/test/MC/AArch64/arm64-leaf-compact-unwind.s | 2 +- llvm/test/MC/AArch64/coff-relocations.s | 2 +- llvm/test/MC/AArch64/darwin-reloc-addsubimm.s | 2 +- llvm/test/MC/AArch64/elf-reloc-addsubimm.s | 2 +- llvm/test/MC/AArch64/optional-hash.s | 2 +- llvm/test/MC/AMDGPU/branch-comment.s | 2 +- llvm/test/MC/AMDGPU/data.s | 2 +- llvm/test/MC/AMDGPU/labels-branch-gfx9.s | 2 +- llvm/test/MC/AMDGPU/labels-branch.s | 2 +- llvm/test/MC/AMDGPU/offsetbug_once.s | 2 +- llvm/test/MC/AMDGPU/offsetbug_one_and_one.s | 2 +- llvm/test/MC/AMDGPU/offsetbug_twice.s | 2 +- llvm/test/MC/AMDGPU/s_endpgm.s | 2 +- .../test/MC/ARM/AlignedBundling/group-bundle-arm.s | 2 +- .../ARM/AlignedBundling/pad-align-to-bundle-end.s | 2 +- .../test/MC/ARM/AlignedBundling/subtarget-change.s | 2 +- llvm/test/MC/ARM/Windows/mov32t-range.s | 2 +- llvm/test/MC/ARM/align_arm_2_thumb.s | 4 +- llvm/test/MC/ARM/align_thumb_2_arm.s | 4 +- llvm/test/MC/ARM/aligned-blx.s | 2 +- llvm/test/MC/ARM/assembler-fill.s | 2 +- llvm/test/MC/ARM/branch-disassemble.s | 4 +- llvm/test/MC/ARM/cmp-immediate-fixup.s | 2 +- llvm/test/MC/ARM/cmp-immediate-fixup2.s | 2 +- llvm/test/MC/ARM/coff-relocations.s | 2 +- .../MC/ARM/dwarf-asm-multiple-sections-dwarf-2.s | 2 +- llvm/test/MC/ARM/dwarf-asm-no-code.s | 4 +- llvm/test/MC/ARM/dwarf-asm-nonstandard-section.s | 2 +- llvm/test/MC/ARM/dwarf-asm-single-section.s | 2 +- llvm/test/MC/ARM/ehabi-personality-abs.s | 2 +- llvm/test/MC/ARM/elf-movt.s | 4 +- llvm/test/MC/ARM/fixup-cpu-mode.s | 2 +- llvm/test/MC/ARM/inst-directive-other.s | 4 +- llvm/test/MC/ARM/macho-reloc-thumb-local.s | 2 +- llvm/test/MC/ARM/macho-word-reloc-thumb.s | 2 +- llvm/test/MC/ARM/modified-immediate-fixup.s | 2 +- llvm/test/MC/ARM/symbol-variants.s | 4 +- llvm/test/MC/ARM/t2-modified-immediate-fixup.s | 2 +- llvm/test/MC/ARM/thumb-cb-thumbfunc.s | 2 +- llvm/test/MC/ARM/thumb1-relax-bcc.s | 2 +- llvm/test/MC/ARM/thumb1-relax-br.s | 4 +- llvm/test/MC/ARM/thumb2-cbn-to-next-inst.s | 2 +- llvm/test/MC/ARM/tls-directives.s | 2 +- llvm/test/MC/AVR/dwarf-asm-no-code.s | 4 +- llvm/test/MC/AVR/inst-adc.s | 2 +- llvm/test/MC/AVR/inst-add.s | 2 +- llvm/test/MC/AVR/inst-adiw.s | 2 +- llvm/test/MC/AVR/inst-and.s | 2 +- llvm/test/MC/AVR/inst-andi.s | 2 +- llvm/test/MC/AVR/inst-bld.s | 2 +- llvm/test/MC/AVR/inst-break.s | 2 +- llvm/test/MC/AVR/inst-bst.s | 2 +- llvm/test/MC/AVR/inst-cbr.s | 2 +- llvm/test/MC/AVR/inst-clr.s | 2 +- llvm/test/MC/AVR/inst-cp.s | 2 +- llvm/test/MC/AVR/inst-cpc.s | 2 +- llvm/test/MC/AVR/inst-cpi.s | 2 +- llvm/test/MC/AVR/inst-cpse.s | 2 +- llvm/test/MC/AVR/inst-des.s | 2 +- llvm/test/MC/AVR/inst-eicall.s | 2 +- llvm/test/MC/AVR/inst-eijmp.s | 2 +- llvm/test/MC/AVR/inst-eor.s | 2 +- llvm/test/MC/AVR/inst-family-set-clr-flag.s | 2 +- llvm/test/MC/AVR/inst-icall.s | 2 +- llvm/test/MC/AVR/inst-ijmp.s | 2 +- llvm/test/MC/AVR/inst-ldi.s | 2 +- llvm/test/MC/AVR/inst-lsl.s | 2 +- llvm/test/MC/AVR/inst-mov.s | 2 +- llvm/test/MC/AVR/inst-nop.s | 2 +- llvm/test/MC/AVR/inst-or.s | 2 +- llvm/test/MC/AVR/inst-ori.s | 2 +- llvm/test/MC/AVR/inst-ret.s | 2 +- llvm/test/MC/AVR/inst-reti.s | 2 +- llvm/test/MC/AVR/inst-rol.s | 2 +- llvm/test/MC/AVR/inst-sbc.s | 2 +- llvm/test/MC/AVR/inst-sbci.s | 2 +- llvm/test/MC/AVR/inst-sbiw.s | 2 +- llvm/test/MC/AVR/inst-sbr.s | 2 +- llvm/test/MC/AVR/inst-ser.s | 2 +- llvm/test/MC/AVR/inst-sleep.s | 2 +- llvm/test/MC/AVR/inst-sub.s | 2 +- llvm/test/MC/AVR/inst-subi.s | 2 +- llvm/test/MC/AVR/inst-tst.s | 2 +- llvm/test/MC/AVR/inst-wdr.s | 2 +- llvm/test/MC/AVR/relocations-abs.s | 2 +- llvm/test/MC/AsmParser/directive_fill_2.s | 2 +- llvm/test/MC/AsmParser/non-english-characters.s | 2 +- llvm/test/MC/BPF/insn-unit-32.s | 2 +- llvm/test/MC/BPF/insn-unit.s | 2 +- llvm/test/MC/BPF/load-store-32.s | 2 +- llvm/test/MC/COFF/weak-alias-local.s | 2 +- llvm/test/MC/COFF/weak-name.s | 35 + llvm/test/MC/COFF/weak-val.s | 2 +- llvm/test/MC/COFF/weak.s | 4 +- llvm/test/MC/Disassembler/ARM/mve-lol.txt | 2 +- llvm/test/MC/ELF/empty.s | 4 +- llvm/test/MC/ELF/relax-all-flag.s | 4 +- llvm/test/MC/ELF/relocation-386.s | 4 +- llvm/test/MC/Hexagon/J2_trap1_dep.s | 4 +- llvm/test/MC/Hexagon/align.s | 2 +- llvm/test/MC/Hexagon/basic.ll | 2 +- llvm/test/MC/Hexagon/cmpyrw.s | 2 +- llvm/test/MC/Hexagon/extensions/v67_hvx.s | 2 +- llvm/test/MC/Hexagon/extensions/v67t_audio.s | 2 +- llvm/test/MC/Hexagon/hvx-double-implies-hvx.s | 2 +- llvm/test/MC/Hexagon/hvx-swapped-regpairs.s | 2 +- llvm/test/MC/Hexagon/quad_regs.s | 2 +- llvm/test/MC/Hexagon/smallcore_dis.s | 4 +- llvm/test/MC/Hexagon/v60-alu.s | 2 +- llvm/test/MC/Hexagon/v60-misc.s | 2 +- llvm/test/MC/Hexagon/v60-permute.s | 2 +- llvm/test/MC/Hexagon/v60-shift.s | 2 +- llvm/test/MC/Hexagon/v60-vcmp.s | 2 +- llvm/test/MC/Hexagon/v60-vmem.s | 2 +- llvm/test/MC/Hexagon/v60-vmpy-acc.s | 2 +- llvm/test/MC/Hexagon/v60-vmpy1.s | 2 +- llvm/test/MC/Hexagon/v60lookup.s | 2 +- llvm/test/MC/Hexagon/v62_all.s | 2 +- llvm/test/MC/Hexagon/v62_jumps.s | 2 +- llvm/test/MC/Hexagon/v62a.s | 2 +- llvm/test/MC/Hexagon/v65_all.s | 2 +- llvm/test/MC/Hexagon/v66.s | 2 +- llvm/test/MC/Hexagon/v67.s | 2 +- llvm/test/MC/Hexagon/v67_all.s | 2 +- llvm/test/MC/Hexagon/z-instructions.s | 2 +- llvm/test/MC/MSP430/opcode.s | 2 +- llvm/test/MC/MachO/ARM/compact-unwind-armv7k.s | 2 +- .../MC/MachO/ARM/llvm-objdump-macho-stripped.s | 2 +- llvm/test/MC/MachO/ARM/llvm-objdump-macho.s | 2 +- llvm/test/MC/MachO/ARM/no-tls-assert.ll | 2 +- llvm/test/MC/MachO/darwin-sdk-version.ll | 2 +- .../MC/MachO/darwin-version-min-load-command.s | 12 +- llvm/test/MC/Mips/cfi-encoding.s | 6 +- llvm/test/MC/Mips/cpload.s | 6 +- llvm/test/MC/Mips/cplocal.s | 4 +- llvm/test/MC/Mips/cprestore-noreorder-noat.s | 4 +- llvm/test/MC/Mips/cprestore-noreorder.s | 2 +- llvm/test/MC/Mips/cprestore-reorder.s | 2 +- llvm/test/MC/Mips/cpsetup.s | 2 +- llvm/test/MC/Mips/expansion-j-sym-pic.s | 6 +- llvm/test/MC/Mips/expansion-jal-sym-pic.s | 12 +- llvm/test/MC/Mips/higher-highest-addressing.s | 2 +- llvm/test/MC/Mips/hilo-addressing.s | 2 +- llvm/test/MC/Mips/micromips-neg-offset.s | 2 +- .../test/MC/Mips/mips1/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips1/invalid-mips5.s | 2 + .../test/MC/Mips/mips2/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips2/invalid-mips5.s | 2 + .../test/MC/Mips/mips3/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips3/invalid-mips5.s | 2 + llvm/test/MC/Mips/mips3d/valid.s | 7 + .../test/MC/Mips/mips4/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips4/invalid-mips5.s | 4 +- llvm/test/MC/Mips/mips64extins.s | 2 +- llvm/test/MC/Mips/mips64r2/valid-xfail.s | 2 - llvm/test/MC/Mips/mips64r2/valid.s | 6 + llvm/test/MC/Mips/mips64r3/valid-xfail.s | 2 - llvm/test/MC/Mips/mips64r3/valid.s | 4 + llvm/test/MC/Mips/mips64r5/valid-xfail.s | 2 - llvm/test/MC/Mips/mips64r5/valid.s | 4 + .../MC/Mips/mips64r6/invalid-mips5-wrong-error.s | 3 - llvm/test/MC/Mips/mips64r6/invalid-mips5.s | 6 + llvm/test/MC/Mips/mips64shift.ll | 4 +- llvm/test/MC/Mips/mips_gprel16.s | 4 +- llvm/test/MC/Mips/nacl-mask.s | 2 +- llvm/test/MC/Mips/sext_64_32.ll | 2 +- llvm/test/MC/PowerPC/ppc64-prefix-align-labels.s | 4 +- llvm/test/MC/PowerPC/ppc64-prefix-align.s | 4 +- llvm/test/MC/RISCV/cnop.s | 2 +- llvm/test/MC/RISCV/compress-cjal.s | 4 +- llvm/test/MC/RISCV/compress-rv32d.s | 8 +- llvm/test/MC/RISCV/compress-rv32f.s | 4 +- llvm/test/MC/RISCV/compress-rv32i.s | 8 +- llvm/test/MC/RISCV/compress-rv64i.s | 4 +- llvm/test/MC/RISCV/csr-aliases.s | 24 +- llvm/test/MC/RISCV/elf-header.s | 4 +- llvm/test/MC/RISCV/fixups-compressed.s | 2 +- llvm/test/MC/RISCV/function-call.s | 2 +- llvm/test/MC/RISCV/hilo-constaddr-expr.s | 4 +- llvm/test/MC/RISCV/hilo-constaddr.s | 2 +- llvm/test/MC/RISCV/numeric-reg-names-d.s | 2 +- llvm/test/MC/RISCV/numeric-reg-names-f.s | 2 +- llvm/test/MC/RISCV/option-mix.s | 8 +- llvm/test/MC/RISCV/option-pushpop.s | 4 +- llvm/test/MC/RISCV/option-rvc.s | 8 +- llvm/test/MC/RISCV/pseudo-jump.s | 2 +- llvm/test/MC/RISCV/rv32-relaxation.s | 4 +- llvm/test/MC/RISCV/rv32a-valid.s | 4 +- llvm/test/MC/RISCV/rv32c-only-valid.s | 2 +- llvm/test/MC/RISCV/rv32c-valid.s | 4 +- llvm/test/MC/RISCV/rv32d-valid.s | 4 +- llvm/test/MC/RISCV/rv32dc-valid.s | 2 +- llvm/test/MC/RISCV/rv32e-invalid.s | 2 +- llvm/test/MC/RISCV/rv32f-valid.s | 4 +- llvm/test/MC/RISCV/rv32fc-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv32fc-valid.s | 2 +- llvm/test/MC/RISCV/rv32m-valid.s | 4 +- llvm/test/MC/RISCV/rv64-relaxation.s | 4 +- llvm/test/MC/RISCV/rv64a-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rv64a-valid.s | 2 +- llvm/test/MC/RISCV/rv64c-valid.s | 2 +- llvm/test/MC/RISCV/rv64d-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rv64d-valid.s | 2 +- llvm/test/MC/RISCV/rv64dc-valid.s | 2 +- llvm/test/MC/RISCV/rv64f-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rv64f-valid.s | 2 +- llvm/test/MC/RISCV/rv64m-valid.s | 2 +- llvm/test/MC/RISCV/rva-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rvd-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rvdc-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rvf-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rvf-user-csr-names.s | 4 +- llvm/test/MC/RISCV/tail-call.s | 4 +- llvm/test/MC/Sparc/sparc-relocations.s | 2 +- llvm/test/MC/SystemZ/directive-insn.s | 2 +- llvm/test/MC/WebAssembly/objdump.s | 2 +- .../autogen-inst-offset-align-to-end.s | 2 +- .../AlignedBundling/autogen-inst-offset-padding.s | 2 +- .../MC/X86/AlignedBundling/different-sections.s | 4 +- llvm/test/MC/X86/AlignedBundling/labeloffset.s | 6 +- llvm/test/MC/X86/AlignedBundling/long-nop-pad.s | 4 +- .../X86/AlignedBundling/misaligned-bundle-group.s | 4 +- .../MC/X86/AlignedBundling/misaligned-bundle.s | 4 +- llvm/test/MC/X86/AlignedBundling/nesting.s | 4 +- .../X86/AlignedBundling/pad-align-to-bundle-end.s | 4 +- .../MC/X86/AlignedBundling/pad-bundle-groups.s | 4 +- .../MC/X86/AlignedBundling/relax-at-bundle-end.s | 4 +- .../MC/X86/AlignedBundling/relax-in-bundle-group.s | 4 +- llvm/test/MC/X86/AlignedBundling/rodata-section.s | 4 +- .../MC/X86/AlignedBundling/single-inst-bundling.s | 4 +- llvm/test/MC/X86/Inputs/align-branch-64-1.s | 43 - llvm/test/MC/X86/Inputs/align-branch-64-2.s | 27 - llvm/test/MC/X86/align-branch-32-1a.s | 38 - llvm/test/MC/X86/align-branch-32-work.s | 15 + llvm/test/MC/X86/align-branch-64-1a.s | 43 - llvm/test/MC/X86/align-branch-64-1b.s | 32 - llvm/test/MC/X86/align-branch-64-1c.s | 31 - llvm/test/MC/X86/align-branch-64-1d.s | 38 - llvm/test/MC/X86/align-branch-64-2a.s | 17 - llvm/test/MC/X86/align-branch-64-2b.s | 17 - llvm/test/MC/X86/align-branch-64-2c.s | 19 - llvm/test/MC/X86/align-branch-64-3a.s | 41 - llvm/test/MC/X86/align-branch-64-4a.s | 33 - llvm/test/MC/X86/align-branch-64-5a.s | 43 - llvm/test/MC/X86/align-branch-64-6a.s | 50 - llvm/test/MC/X86/align-branch-64-align.s | 26 + .../{align-branch-64.s => align-branch-64-basic.s} | 0 ...ign-branch-64-7a.s => align-branch-64-bundle.s} | 0 llvm/test/MC/X86/align-branch-64-fused.s | 42 + llvm/test/MC/X86/align-branch-64-general.s | 49 + llvm/test/MC/X86/align-branch-64-hardcode.s | 32 + llvm/test/MC/X86/align-branch-64-mixed.s | 51 + llvm/test/MC/X86/align-branch-64-necessary.s | 54 + llvm/test/MC/X86/align-branch-64-prefix.s | 76 + llvm/test/MC/X86/align-branch-64-relax-all.s | 42 + llvm/test/MC/X86/align-branch-64-section-size.s | 20 + llvm/test/MC/X86/align-branch-64-single.s | 93 + .../X86/align-branch-boundary-default.s | 0 llvm/test/MC/X86/align-branch-variant-symbol.s | 57 + llvm/test/MC/X86/align-via-padding.s | 76 + llvm/test/MC/X86/align-via-relaxation.s | 11 +- llvm/test/MC/X86/compact-unwind.s | 2 +- llvm/test/MC/X86/data-prefix16.s | 2 +- llvm/test/MC/X86/data-prefix32.s | 2 +- llvm/test/MC/X86/data-prefix64.s | 2 +- llvm/test/MC/X86/faultmap-section-parsing.s | 2 +- llvm/test/MC/X86/prefix-padding-32.s | 50 + llvm/test/MC/X86/prefix-padding-64.s | 53 + llvm/test/MC/X86/relax-offset.s | 13 + llvm/test/MC/X86/return-column.s | 2 +- llvm/test/MC/X86/tlsdesc-32.s | 2 +- llvm/test/MC/X86/tlsdesc-64.s | 2 +- llvm/test/MC/X86/x86-branch-relaxation.s | 4 +- llvm/test/MC/X86/x86_long_nop.s | 54 +- llvm/test/Object/AMDGPU/elf32-unknown.yaml | 2 +- llvm/test/Object/AMDGPU/elf64-unknown.yaml | 2 +- llvm/test/Object/AMDGPU/objdump.s | 2 +- llvm/test/Object/ARM/macho-data-in-code.test | 2 +- llvm/test/Object/ARM/objdump-thumb.test | 2 +- llvm/test/Object/Mips/feature.test | 2 +- llvm/test/Object/X86/macho-text-sections.test | 2 +- .../objdump-disassembly-inline-relocations.test | 4 +- llvm/test/Object/X86/objdump-trivial-object.test | 4 +- llvm/test/Object/elf-invalid-phdr.test | 2 +- llvm/test/Object/invalid-alignment.test | 2 +- llvm/test/Object/invalid.test | 4 +- llvm/test/Object/macho-invalid.test | 286 +- llvm/test/Object/objdump-export-list.test | 2 +- llvm/test/Object/objdump-relocations.test | 4 +- llvm/test/Object/objdump-section-content.test | 4 +- llvm/test/Object/objdump-symbol-table.test | 2 +- llvm/test/ObjectYAML/CodeView/sections.yaml | 2 +- llvm/test/TableGen/AsmPredicateCombining.td | 104 + llvm/test/TableGen/AsmPredicateCombiningRISCV.td | 100 + llvm/test/TableGen/AsmPredicateCondsEmission.td | 3 +- llvm/test/ThinLTO/X86/empty-module.ll | 2 +- llvm/test/Transforms/Attributor/alwaysinline.ll | 90 + llvm/test/Transforms/Attributor/noalias.ll | 45 + llvm/test/Transforms/Attributor/nonnull.ll | 2 +- .../read_write_returned_arguments_scc.ll | 5 +- llvm/test/Transforms/Attributor/willreturn.ll | 290 +- .../Transforms/CodeGenPrepare/X86/freeze-cmp.ll | 109 + .../Transforms/CodeGenPrepare/X86/freeze-icmp.ll | 75 - .../CodeGenPrepare/X86/optimizeSelect-DT.ll | 3 +- llvm/test/Transforms/CodeGenPrepare/X86/select.ll | 15 +- .../merge-range-and-undef.ll | 300 + llvm/test/Transforms/ExpandMemCmp/X86/memcmp.ll | 402 +- .../test/Transforms/Inline/arg-attr-propagation.ll | 48 +- llvm/test/Transforms/Inline/noalias2.ll | 141 +- .../InstCombine/X86/x86-vector-shifts.ll | 116 + llvm/test/Transforms/InstCombine/add.ll | 126 + llvm/test/Transforms/InstCombine/align-attr.ll | 2 +- llvm/test/Transforms/InstCombine/assume.ll | 21 + .../InstCombine/element-atomic-memintrins.ll | 19 + .../Transforms/InstCombine/expensive-combines.ll | 2 +- .../test/Transforms/InstCombine/fortify-folding.ll | 4 +- llvm/test/Transforms/InstCombine/gep-vector.ll | 21 + llvm/test/Transforms/InstCombine/strcpy_chk-1.ll | 2 +- llvm/test/Transforms/InstCombine/strncpy_chk-1.ll | 2 +- llvm/test/Transforms/InstCombine/unused-nonnull.ll | 9 +- llvm/test/Transforms/InstCombine/vscale_alloca.ll | 37 + llvm/test/Transforms/InstSimplify/add-mask.ll | 79 +- llvm/test/Transforms/InstSimplify/bitreverse.ll | 51 +- llvm/test/Transforms/InstSimplify/bswap.ll | 57 +- llvm/test/Transforms/InstSimplify/call.ll | 4 +- llvm/test/Transforms/InstSimplify/gep.ll | 66 + llvm/test/Transforms/InstSimplify/or.ll | 108 +- llvm/test/Transforms/InstSimplify/vscale.ll | 49 + llvm/test/Transforms/JumpThreading/ne-undef.ll | 61 + llvm/test/Transforms/JumpThreading/select.ll | 28 + .../Transforms/LoopInterchange/lcssa-preheader.ll | 103 + .../PowerPC/p8-unrolling-legalize-vectors.ll | 198 +- .../Transforms/ObjCARC/contract-max-bb-size.ll | 17 - llvm/test/Transforms/ObjCARC/rv.ll | 26 + llvm/test/Transforms/OpenMP/add_attributes.ll | 911 + .../SCCP/binaryops-range-special-cases.ll | 103 + llvm/test/Transforms/SCCP/float-phis.ll | 26 + llvm/test/Transforms/SCCP/int-phis.ll | 61 + llvm/test/Transforms/SCCP/ip-ranges-select.ll | 132 + llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll | 195 + .../test/Transforms/SCCP/pr45185-range-predinfo.ll | 59 + llvm/test/Transforms/SCCP/range-and-ip.ll | 47 + llvm/test/Transforms/SCCP/range-and.ll | 431 + llvm/test/Transforms/SCCP/select.ll | 30 +- .../SLPVectorizer/AArch64/invalid_type.ll | 18 + .../SLPVectorizer/AArch64/scalable-vector.ll | 25 + llvm/test/Transforms/SLPVectorizer/X86/cttz.ll | 302 +- .../SimplifyCFG/ConditionalTrappingConstantExpr.ll | 22 +- llvm/test/Transforms/SimplifyCFG/PR17073.ll | 43 +- .../Transforms/SimplifyCFG/PowerPC/prefer-fma.ll | 103 + llvm/test/Transforms/SimplifyCFG/extract-cost.ll | 51 +- .../element-wise-atomic-memory-intrinsics.ll | 3 - llvm/test/tools/dsymutil/Inputs/op-convert.ll | 2 + .../tools/dsymutil/Inputs/op-convert.macho.x86_64 | Bin 2092 -> 2032 bytes llvm/test/tools/dsymutil/X86/op-convert.test | 4 + llvm/test/tools/gold/X86/thinlto.ll | 2 +- llvm/test/tools/gold/X86/v1.16/wrap-2.ll | 2 +- llvm/test/tools/llvm-dlltool/coff-weak-exports.def | 15 + .../X86/debug_expr_convert_generic.s | 181 + .../tools/llvm-elfabi/binary-read-add-soname.test | 2 - llvm/test/tools/llvm-elfabi/binary-read-arch.test | 2 - .../tools/llvm-elfabi/binary-read-bad-soname.test | 2 - .../tools/llvm-elfabi/binary-read-bad-vaddr.test | 2 - .../binary-read-neededlibs-bad-offset.test | 2 - .../tools/llvm-elfabi/binary-read-neededlibs.test | 2 - .../tools/llvm-elfabi/binary-read-no-dt-strsz.test | 2 - .../llvm-elfabi/binary-read-no-dt-strtab.test | 2 - .../llvm-elfabi/binary-read-replace-soname.test | 2 - .../llvm-elfabi/binary-read-soname-no-null.test | 2 - .../test/tools/llvm-elfabi/binary-read-soname.test | 2 - llvm/test/tools/llvm-gsymutil/X86/elf-dwarf.yaml | 1 - llvm/test/tools/llvm-locstats/locstats.ll | 6 +- .../tools/llvm-objcopy/COFF/remove-section.test | 8 +- llvm/test/tools/llvm-objcopy/ELF/add-symbol.test | 2 - .../ELF/binary-first-seg-offset-zero.test | 1 - .../llvm-objcopy/ELF/binary-output-target.test | 12 +- llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 1 - .../ELF/binary-remove-all-but-one.test | 1 - .../tools/llvm-objcopy/ELF/binary-remove-end.test | 1 - .../llvm-objcopy/ELF/binary-remove-middle.test | 1 - .../ELF/check-addr-offset-align-binary.test | 2 - .../llvm-objcopy/ELF/check-addr-offset-align.test | 2 - .../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 +- .../test/tools/llvm-objcopy/ELF/empty-section.test | 2 - .../test/tools/llvm-objcopy/ELF/many-sections.test | 2 +- .../tools/llvm-objcopy/ELF/marker-segment.test | 4 - .../tools/llvm-objcopy/ELF/only-keep-debug.test | 10 +- .../tools/llvm-objcopy/ELF/parent-loop-check.test | 2 - .../ELF/preserve-segment-contents.test | 40 - .../ELF/segment-shift-section-remove.test | 2 - .../test/tools/llvm-objcopy/ELF/segment-shift.test | 2 - .../tools/llvm-objcopy/ELF/two-seg-remove-end.test | 2 - .../llvm-objcopy/ELF/two-seg-remove-first.test | 2 - .../llvm-objcopy/ELF/two-seg-remove-third-sec.test | 2 - .../tools/llvm-objdump/AArch64/arm64_32-fat.test | 7 - llvm/test/tools/llvm-objdump/AArch64/arm64_32.s | 8 - .../AArch64/mach-print-armv8crypto.test | 3 - .../tools/llvm-objdump/AArch64/macho-arm64e.test | 6 - .../llvm-objdump/AArch64/macho-fat-arm-disasm.test | 10 - .../llvm-objdump/AArch64/macho-kextbundle.test | 9 - .../llvm-objdump/AArch64/macho-link-opt-hints.test | 11 - .../llvm-objdump/AArch64/macho-print-mrs.test | 3 - .../AArch64/macho-print-thread-arm64_32.test | 19 - .../llvm-objdump/AArch64/macho-print-thread.test | 19 - .../AArch64/macho-symbolized-disassembly.test | 22 - .../tools/llvm-objdump/AArch64/macho-zerofill.s | 9 - llvm/test/tools/llvm-objdump/AArch64/plt.test | 60 - .../test/tools/llvm-objdump/AMDGPU/source-lines.ll | 110 - llvm/test/tools/llvm-objdump/ARM/it-nv.txt | 10 - .../llvm-objdump/ARM/macho-arch-armv7m-flag.test | 5 - .../llvm-objdump/ARM/macho-arm-and-thumb.test | 20 - .../tools/llvm-objdump/ARM/macho-data-in-code.test | 16 - .../tools/llvm-objdump/ARM/macho-mattr-arm.test | 5 - .../tools/llvm-objdump/ARM/macho-mcpu-arm.test | 10 - .../llvm-objdump/ARM/macho-private-headers.test | 358 - .../ARM/macho-symbolized-disassembly.test | 8 - llvm/test/tools/llvm-objdump/ARM/macho-v7m.test | 14 - .../tools/llvm-objdump/ARM/mh_dylib_header.test | 7 - llvm/test/tools/llvm-objdump/ARM/reg-names.s | 36 - .../test/tools/llvm-objdump/ARM/unknown-instr.test | 28 - llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s | 10 - llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s | 10 - llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s | 7 - .../tools/llvm-objdump/ARM/v6-neg-subfeatures.s | 10 - llvm/test/tools/llvm-objdump/ARM/v6-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s | 10 - .../tools/llvm-objdump/ARM/v7a-neg-subfeature.s | 44 - llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s | 36 - .../tools/llvm-objdump/ARM/v7m-neg-subfeatures.s | 18 - llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s | 10 - llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s | 26 - llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s | 12 - llvm/test/tools/llvm-objdump/COFF/eh_frame.test | 2 +- .../test/tools/llvm-objdump/COFF/file-headers.test | 2 +- .../{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 | Bin .../AArch64/elf-aarch64-mapping-symbols.test | 0 .../llvm-objdump/{ => ELF}/AArch64/lit.local.cfg | 0 llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test | 60 + .../{ => ELF}/AMDGPU/Inputs/source-lines.cl | 0 .../llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg | 0 .../tools/llvm-objdump/ELF/AMDGPU/source-lines.ll | 110 + .../{ => ELF}/ARM/disassemble-code-data-mix.s | 0 .../{ => ELF}/ARM/invalid-instruction.s | 0 .../llvm-objdump/ELF}/ARM/lit.local.cfg | 0 llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s | 36 + .../tools/llvm-objdump/ELF/ARM/unknown-instr.test | 28 + llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s | 10 + .../test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s | 10 + .../tools/llvm-objdump/ELF/ARM/v5tej-subarch.s | 7 + .../llvm-objdump/ELF/ARM/v6-neg-subfeatures.s | 10 + llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s | 9 + .../tools/llvm-objdump/ELF/ARM/v6-subfeatures.s | 9 + llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s | 9 + llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s | 9 + .../test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s | 10 + .../llvm-objdump/ELF/ARM/v7a-neg-subfeature.s | 44 + .../tools/llvm-objdump/ELF/ARM/v7a-subfeature.s | 36 + .../llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s | 18 + llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s | 10 + .../tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s | 26 + .../llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s | 0 llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s | 9 + llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s | 12 + .../Hexagon/Inputs/source-interleave-hexagon.c | 0 .../llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg | 0 .../{ => ELF}/Hexagon/source-interleave-hexagon.ll | 0 .../{ => ELF}/Mips/disassemble-all.test | 0 .../llvm-objdump/{ => ELF}/Mips/lit.local.cfg | 0 .../llvm-objdump/{ => ELF}/PowerPC/branch-offset.s | 0 .../llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg | 0 .../llvm-objdump/ELF/call-absolute-symbol.test | 2 +- llvm/test/tools/llvm-objdump/ELF/file-headers.test | 8 +- llvm/test/tools/llvm-objdump/ELF/symbol-table.test | 148 + .../tools/llvm-objdump/Inputs/common-symbol-elf | Bin 598 -> 0 bytes .../AArch64/Inputs/ObjC.exe.macho-aarch64 | Bin .../AArch64/Inputs/ObjC.obj.macho-aarch64 | Bin .../{ => MachO}/AArch64/Inputs/arm64_32-fat.o | Bin .../{ => MachO}/AArch64/Inputs/arm64e.macho.yaml | 0 .../AArch64/Inputs/fat.macho-armv7s-arm64 | Bin .../AArch64/Inputs/hello.exe.macho-aarch64 | Bin .../AArch64/Inputs/hello.obj.macho-aarch64 | Bin .../AArch64/Inputs/kextbundle.macho-aarch64 | Bin .../AArch64/Inputs/link-opt-hints.macho-aarch64 | Bin .../Inputs/print-armv8crypto.obj.macho-aarch64 | Bin .../AArch64/Inputs/print-mrs.obj.macho-aarch64 | Bin .../AArch64/Inputs/reloc-addend.obj.macho-aarch64 | Bin .../AArch64/Inputs/thread.macho-aarch64 | Bin .../AArch64/Inputs/thread.macho-arm64_32 | Bin .../llvm-objdump/MachO/AArch64/arm64_32-fat.test | 7 + .../tools/llvm-objdump/MachO/AArch64/arm64_32.s | 8 + .../llvm-objdump/MachO}/AArch64/lit.local.cfg | 0 .../MachO/AArch64/mach-print-armv8crypto.test | 3 + .../llvm-objdump/MachO/AArch64/macho-arm64e.test | 6 + .../MachO/AArch64/macho-fat-arm-disasm.test | 10 + .../MachO/AArch64/macho-kextbundle.test | 9 + .../MachO/AArch64/macho-link-opt-hints.test | 11 + .../MachO/AArch64/macho-print-mrs.test | 3 + .../MachO/AArch64/macho-print-thread-arm64_32.test | 19 + .../MachO/AArch64/macho-print-thread.test | 19 + .../{ => MachO}/AArch64/macho-private-headers.test | 0 .../{ => MachO}/AArch64/macho-reloc-addend.test | 0 .../AArch64/macho-symbolized-disassembly.test | 22 + .../llvm-objdump/MachO/AArch64/macho-zerofill.s | 9 + .../{ => MachO}/AArch64/pc-rel-targets.test | 0 .../{ => MachO}/ARM/Inputs/data-in-code.macho-arm | Bin .../{ => MachO}/ARM/Inputs/divs.macho-armv7s | Bin .../{ => MachO}/ARM/Inputs/fat-armv7m.o | Bin .../{ => MachO}/ARM/Inputs/hello.exe.macho-arm | Bin .../{ => MachO}/ARM/Inputs/hello.obj.macho-arm | Bin .../llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o | Bin .../ARM/Inputs/mh_dylib_header.macho-arm | Bin .../ARM/Inputs/reloc-half.obj.macho-arm | Bin .../{ => MachO}/ARM/Inputs/thumb.armv7m | Bin .../llvm-objdump/MachO/ARM/arch-armv7m-flag.test | 5 + .../llvm-objdump/MachO/ARM/arm-and-thumb.test | 20 + .../tools/llvm-objdump/MachO/ARM/data-in-code.test | 16 + llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt | 10 + .../llvm-objdump/MachO}/ARM/lit.local.cfg | 0 .../tools/llvm-objdump/MachO/ARM/mattr-arm.test | 5 + .../tools/llvm-objdump/MachO/ARM/mcpu-arm.test | 10 + .../llvm-objdump/MachO/ARM/mh_dylib_header.test | 7 + .../ARM/nomcpu-armv7s.test} | 0 .../llvm-objdump/MachO/ARM/private-headers.test | 358 + .../ARM/reloc-half.test} | 0 .../MachO/ARM/symbolized-disassembly.test | 8 + .../ARM/symbolized-subtractor.test} | 0 llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test | 14 + .../{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 | Bin .../Inputs/Objc1.32bit.exe.macho-i386 | Bin .../Inputs/Objc1.32bit.obj.macho-i386 | Bin .../Inputs/Objc2.32bit.exe.macho-i386 | Bin .../Inputs/Objc2.32bit.obj.macho-i386 | Bin .../Inputs/Objc2.64bit.exe.macho-x86_64 | Bin .../Inputs/Objc2.64bit.obj.dylib-x86_64 | Bin .../Inputs/Objc2.64bit.obj.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/codesig.macho-x86_64 | Bin .../Inputs/dylibLoadKinds.macho-x86_64 | Bin .../Inputs/dylibModInit.macho-x86_64 | Bin .../Inputs/dylibRoutines.macho-x86_64 | Bin .../Inputs/dylibSubClient.macho-x86_64 | Bin .../Inputs/dylibSubFramework.macho-x86_64 | Bin .../Inputs/dylibSubLibrary.macho-x86_64 | Bin .../Inputs/dylibSubUmbrella.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/exeThread.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/hello-macho-fat | Bin .../{X86 => MachO}/Inputs/hello-macho-fat.dwarf | Bin .../{X86 => MachO}/Inputs/hello-macho-thin | Bin .../{X86 => MachO}/Inputs/hello-macho-thin.dwarf | Bin .../{X86 => MachO}/Inputs/hello.exe.macho-i386 | Bin .../{X86 => MachO}/Inputs/hello.exe.macho-x86_64 | Bin .../Inputs/hello.exe.stripped.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/hello.obj.macho-i386 | Bin .../{X86 => MachO}/Inputs/hello.obj.macho-x86_64 | Bin .../Inputs/hello_cpp.exe.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/kextbundle.macho-x86_64 | Bin .../Inputs/linkerOption.macho-x86_64 | Bin .../Inputs/macho-disassemble-stab-x86_64 | Bin .../{X86 => MachO}/Inputs/macho-invalid-bind-entry | Bin .../Inputs/macho-invalid-linker-command | Bin .../Inputs/macho-invalid-reloc-section-index | Bin .../Inputs/macho-invalid-symbol-indr | Bin .../macho-invalid-symbol-indr-archive-universal | Bin .../Inputs/macho-invalid-symbol-lib_ordinal | Bin .../Inputs/macho-invalid-symbol-nsect | Bin .../Inputs/macho-invalid-symbol-nsect-archive | Bin .../Inputs/macho-invalid-symbol-strx | Bin .../Inputs/macho-invalid-symbol-strx-universal | Bin .../{X86 => MachO}/Inputs/macho-multiple-text | Bin .../{X86 => MachO}/Inputs/macho-preload-x86_64 | Bin .../Inputs/macho-universal-archive.x86_64.i386 | Bin .../Inputs/macho-universal.x86_64.i386 | Bin .../Inputs/macho-universal64.x86_64.i386 | Bin .../Inputs/malformed-machos/00000031.a | Bin .../Inputs/malformed-machos/mem-crup-0001.macho | Bin .../Inputs/malformed-machos/mem-crup-0006.macho | Bin .../Inputs/malformed-machos/mem-crup-0010.macho | Bin .../Inputs/malformed-machos/mem-crup-0040.macho | Bin .../Inputs/malformed-machos/mem-crup-0080.macho | Bin .../Inputs/malformed-machos/mem-crup-0261.macho | Bin .../Inputs/malformed-machos/mem-crup-0337.macho | Bin .../Inputs/nofirst-symbol.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/note.macho-x86 | Bin .../{X86 => MachO}/Inputs/objModInit.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 | Bin .../Inputs/stubbed.dylib.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/thread.macho-i386 | Bin .../Inputs/truncated-section.dylib.macho-x86_64 | Bin .../test/tools/llvm-objdump/MachO/LLVM-bundle.test | 2 +- .../tools/llvm-objdump/MachO/archive-headers.test | 28 + llvm/test/tools/llvm-objdump/MachO/bad-bind.test | 68 +- .../test/tools/llvm-objdump/MachO/bad-ordinal.test | 2 +- llvm/test/tools/llvm-objdump/MachO/bad-trie.test | 24 +- llvm/test/tools/llvm-objdump/MachO/bind.test | 2 +- llvm/test/tools/llvm-objdump/MachO/bind2.test | 2 +- .../tools/llvm-objdump/MachO/build-version.yaml | 57 + .../llvm-objdump/MachO/compact-unwind-i386.test | 2 +- .../llvm-objdump/MachO/compact-unwind-x86_64.test | 2 +- .../tools/llvm-objdump/MachO/cstring-dump.test | 18 + llvm/test/tools/llvm-objdump/MachO/data-in-code.ll | 45 + .../llvm-objdump/MachO/dis-no-leading-addr.test | 24 + .../test/tools/llvm-objdump/MachO/dis-symname.test | 25 + .../tools/llvm-objdump/MachO/disassemble-all.test | 39 + .../llvm-objdump/MachO/disassemble-g-dsym.test | 17 + .../llvm-objdump/MachO/disassemble-kextbundle.test | 9 + .../tools/llvm-objdump/MachO/disassemble-stab.test | 3 + .../llvm-objdump/MachO/disassemble-stripped.test | 6 + llvm/test/tools/llvm-objdump/MachO/dylib.test | 13 + .../tools/llvm-objdump/MachO/eh_frame-arm64.test | 2 +- .../tools/llvm-objdump/MachO/exports-trie.test | 4 +- .../{X86 => MachO}/hex-displacement.test | 0 llvm/test/tools/llvm-objdump/MachO/image-info.test | 7 + .../tools/llvm-objdump/MachO/indirect-symbols.test | 24 + .../llvm-objdump/MachO/info-plist-nofollow.test | 10 + llvm/test/tools/llvm-objdump/MachO/info-plist.test | 11 + llvm/test/tools/llvm-objdump/MachO/lazy-bind.test | 2 +- .../X86 => tools/llvm-objdump/MachO}/lit.local.cfg | 0 .../llvm-objdump/MachO/literal-pointers-i386.test | 39 + .../MachO/literal-pointers-x86_64.test | 40 + llvm/test/tools/llvm-objdump/MachO/literals.test | 63 + .../MachO/maccatalyst-build-version.yaml | 54 + .../llvm-objdump/MachO/macho-objc-meta-data.test | 1101 + .../tools/llvm-objdump/MachO/malformed-machos.test | 74 + .../MachO/malformed-unwind-x86_64.test | 2 +- llvm/test/tools/llvm-objdump/MachO/malformed.test | 2 +- .../MachO/nofirst-symbol-disassembly.test | 8 + .../tools/llvm-objdump/MachO/nontext-disasm.test | 9 + .../tools/llvm-objdump/MachO/objc-meta-data.test | 2 +- .../llvm-objdump/MachO/preload-relocations.test | 5 + .../tools/llvm-objdump/MachO/print-thread.test | 11 + .../tools/llvm-objdump/MachO/private-header.test | 6 + .../tools/llvm-objdump/MachO/private-headers.test | 556 + llvm/test/tools/llvm-objdump/MachO/rebase.test | 2 +- .../test/tools/llvm-objdump/MachO/relocations.test | 9 + .../tools/llvm-objdump/MachO/section-contents.test | 17 + .../tools/llvm-objdump/MachO/section-headers.test | 8 + llvm/test/tools/llvm-objdump/MachO/section.test | 12 + llvm/test/tools/llvm-objdump/MachO/sections.test | 6 +- .../MachO/stub-nosyms-disassembly.test | 3 + .../tools/llvm-objdump/MachO/stubbed-dylib.test | 5 + .../tools/llvm-objdump/MachO/symbol-table.test | 8 + .../llvm-objdump/MachO/symbolized-disassembly.test | 44 + .../MachO/symbolized-subtractor-i386.test | 10 + .../llvm-objdump/MachO/symbolized-subtractor.test | 10 + .../llvm-objdump/MachO/truncated-section.test | 7 + .../llvm-objdump/MachO/universal-x86_64.i386.test | 72 + .../llvm-objdump/MachO/unwind-info-arm64.test | 2 +- .../llvm-objdump/MachO/unwind-info-no-relocs.test | 2 +- .../llvm-objdump/MachO/unwind-info-x86_64.test | 2 +- .../test/tools/llvm-objdump/MachO/unwind-info.test | 7 + llvm/test/tools/llvm-objdump/MachO/weak-bind.test | 2 +- llvm/test/tools/llvm-objdump/PowerPC/lit.local.cfg | 2 +- .../tools/llvm-objdump/X86/disassemble-align.s | 4 +- .../llvm-objdump/X86/disassemble-functions.test | 2 +- .../llvm-objdump/X86/disassemble-show-raw.test | 2 +- .../llvm-objdump/X86/elf-disassemble-relocs.test | 2 +- .../tools/llvm-objdump/X86/elf-disassemble.test | 2 +- .../X86/function-sections-line-numbers.s | 2 +- .../X86/invalid-macho-build-version.yaml | 2 +- .../llvm-objdump/X86/macho-archive-headers.test | 28 - .../llvm-objdump/X86/macho-build-version.yaml | 57 - .../tools/llvm-objdump/X86/macho-cstring-dump.test | 18 - .../tools/llvm-objdump/X86/macho-data-in-code.ll | 45 - .../X86/macho-dis-no-leading-addr.test | 24 - .../tools/llvm-objdump/X86/macho-dis-symname.test | 25 - .../llvm-objdump/X86/macho-disassemble-all.test | 39 - .../llvm-objdump/X86/macho-disassemble-g-dsym.test | 17 - .../X86/macho-disassemble-kextbundle.test | 9 - .../llvm-objdump/X86/macho-disassemble-stab.test | 3 - .../X86/macho-disassemble-stripped.test | 6 - llvm/test/tools/llvm-objdump/X86/macho-dylib.test | 13 - .../tools/llvm-objdump/X86/macho-image-info.test | 7 - .../llvm-objdump/X86/macho-indirect-symbols.test | 24 - .../X86/macho-info-plist-nofollow.test | 10 - .../tools/llvm-objdump/X86/macho-info-plist.test | 11 - .../X86/macho-literal-pointers-i386.test | 39 - .../X86/macho-literal-pointers-x86_64.test | 40 - .../tools/llvm-objdump/X86/macho-literals.test | 63 - .../X86/macho-maccatalyst-build-version.yaml | 54 - .../X86/macho-nofirst-symbol-disassembly.test | 8 - .../llvm-objdump/X86/macho-nontext-disasm.test | 9 - .../llvm-objdump/X86/macho-objc-meta-data.test | 1101 - .../X86/macho-preload-relocations.test | 5 - .../tools/llvm-objdump/X86/macho-print-thread.test | 11 - .../llvm-objdump/X86/macho-private-header.test | 6 - .../llvm-objdump/X86/macho-private-headers.test | 556 - .../tools/llvm-objdump/X86/macho-relocations.test | 9 - .../llvm-objdump/X86/macho-section-contents.test | 17 - .../llvm-objdump/X86/macho-section-headers.test | 8 - .../test/tools/llvm-objdump/X86/macho-section.test | 12 - .../X86/macho-stub-nosyms-disassembly.test | 3 - .../tools/llvm-objdump/X86/macho-symbol-table.test | 8 - .../X86/macho-symbolized-disassembly.test | 44 - .../X86/macho-symbolized-subtractor-i386.test | 10 - .../X86/macho-symbolized-subtractor.test | 10 - .../X86/macho-universal-x86_64.i386.test | 72 - .../tools/llvm-objdump/X86/macho-unwind-info.test | 7 - .../tools/llvm-objdump/X86/malformed-machos.test | 74 - llvm/test/tools/llvm-objdump/X86/phdrs-lma2.test | 2 - llvm/test/tools/llvm-objdump/X86/plt.test | 6 +- llvm/test/tools/llvm-objdump/X86/section-index.s | 4 +- .../test/tools/llvm-objdump/X86/stubbed-dylib.test | 5 - .../tools/llvm-objdump/X86/truncated-section.test | 7 - llvm/test/tools/llvm-objdump/archive-headers.test | 2 +- .../test/tools/llvm-objdump/common-symbol-elf.test | 3 - llvm/test/tools/llvm-objdump/eh_frame-mipsel.test | 2 +- .../test/tools/llvm-objdump/eh_frame_zero_cie.test | 2 +- llvm/test/tools/llvm-objdump/embedded-source.test | 4 +- llvm/test/tools/llvm-objdump/file-headers-pe.test | 2 +- llvm/test/tools/llvm-objdump/invalid-input.test | 4 +- .../tools/llvm-objdump/malformed-archives.test | 24 +- llvm/test/tools/llvm-objdump/symbol-table-elf.test | 57 - .../wasm/file-headers-unsupported.test | 2 +- llvm/test/tools/llvm-objdump/wasm/wasm.txt | 4 +- .../tools/llvm-readobj/COFF/Inputs/has-cet.exe | Bin 0 -> 94720 bytes llvm/test/tools/llvm-readobj/COFF/cetcompat.test | 16 + llvm/test/tools/llvm-readobj/ELF/all.test | 2 +- .../llvm-readobj/ELF/amdgpu-elf-definitions.test | 2 +- llvm/test/tools/llvm-readobj/ELF/basic.test | 2 +- llvm/test/tools/llvm-readobj/ELF/demangle.test | 2 - .../llvm-readobj/ELF/dynamic-no-pt-dynamic.test | 2 +- llvm/test/tools/llvm-readobj/ELF/file-headers.test | 6 +- llvm/test/tools/llvm-readobj/ELF/hash-symbols.test | 2 - llvm/test/tools/llvm-readobj/ELF/loadname.test | 3 +- llvm/test/tools/llvm-readobj/ELF/no-action.test | 2 +- llvm/test/tools/llvm-readobj/ELF/ppc64-glink.test | 2 +- .../tools/llvm-readobj/ELF/program-headers.test | 4 +- .../llvm-readobj/ELF/reloc-types-elf-aarch64.test | 368 +- .../llvm-readobj/ELF/reloc-types-elf-arm.test | 395 +- .../llvm-readobj/ELF/reloc-types-elf-lanai.test | 20 +- .../llvm-readobj/ELF/reloc-types-elf-mips.test | 155 +- .../llvm-readobj/ELF/reloc-types-elf-mips64.test | 359 +- llvm/test/tools/llvm-readobj/archive.test | 4 +- llvm/test/tools/llvm-readobj/thin-archive.test | 10 +- llvm/test/tools/obj2yaml/Inputs/crt1.o | Bin 2712 -> 0 bytes .../tools/obj2yaml/call-graph-profile-section.yaml | 79 +- llvm/test/tools/obj2yaml/missing_symtab.test | 5 - llvm/test/tools/obj2yaml/relocation-addend.yaml | 106 + llvm/test/tools/yaml2obj/ELF/custom-fill.yaml | 2 - .../tools/yaml2obj/ELF/dynamic-section-i386.yaml | 2 - llvm/test/tools/yaml2obj/ELF/dynamic-section.yaml | 31 +- .../tools/yaml2obj/ELF/program-header-address.yaml | 56 + .../test/tools/yaml2obj/ELF/relocation-addend.yaml | 141 + llvm/tools/dsymutil/DwarfStreamer.cpp | 7 +- llvm/tools/gold/gold-plugin.cpp | 14 +- llvm/tools/llc/CMakeLists.txt | 1 + llvm/tools/llc/llc.cpp | 43 +- llvm/tools/lli/CMakeLists.txt | 1 + llvm/tools/lli/lli.cpp | 41 +- llvm/tools/llvm-dwp/llvm-dwp.cpp | 6 +- llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 17 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 9 +- llvm/tools/llvm-lto/CMakeLists.txt | 5 +- llvm/tools/llvm-lto/llvm-lto.cpp | 30 +- llvm/tools/llvm-lto2/CMakeLists.txt | 1 + llvm/tools/llvm-lto2/llvm-lto2.cpp | 20 +- llvm/tools/llvm-mc-assemble-fuzzer/CMakeLists.txt | 1 + .../llvm-mc-assemble-fuzzer.cpp | 12 +- llvm/tools/llvm-mc/CMakeLists.txt | 1 + llvm/tools/llvm-mc/llvm-mc.cpp | 6 +- llvm/tools/llvm-mca/llvm-mca.cpp | 8 +- llvm/tools/llvm-ml/llvm-ml.cpp | 6 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 13 +- llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 16 +- llvm/tools/llvm-readobj/COFFDumper.cpp | 53 +- llvm/tools/lto/CMakeLists.txt | 4 +- llvm/tools/lto/lto.cpp | 35 +- llvm/tools/opt/opt.cpp | 23 +- .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 175 + llvm/unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 6 +- llvm/unittests/FuzzMutate/OperationsTest.cpp | 4 +- llvm/unittests/IR/KnowledgeRetentionTest.cpp | 308 +- llvm/unittests/IR/VerifierTest.cpp | 2 +- llvm/unittests/Support/AlignmentTest.cpp | 7 + .../Transforms/Vectorize/VPlanHCFGTest.cpp | 40 + llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 32 +- llvm/utils/TableGen/AsmWriterEmitter.cpp | 42 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 2 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 4 +- llvm/utils/TableGen/CodeGenRegisters.h | 2 +- llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 64 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 77 +- llvm/utils/TableGen/RegisterBankEmitter.cpp | 95 +- llvm/utils/TableGen/SubtargetFeatureInfo.cpp | 54 +- .../clang-tools-extra/clang-tidy/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 + .../clang-tidy/cppcoreguidelines/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/llvmlibc/BUILD.gn | 18 + .../secondary/clang/include/clang/Basic/BUILD.gn | 15 + llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 2 + llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 14 +- .../gn/secondary/clang/unittests/AST/BUILD.gn | 2 + .../gn/secondary/clang/utils/TableGen/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 5 + .../llvm/lib/ExecutionEngine/Orc/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/Hexagon/BUILD.gn | 3 - llvm/utils/lit/lit/Test.py | 4 + llvm/utils/lit/lit/TestRunner.py | 39 +- llvm/utils/lit/lit/main.py | 2 +- .../allow-retries/does-not-succeed-within-limit.py | 3 + llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg | 9 + .../more-than-one-allow-retries-lines.py | 4 + .../Inputs/allow-retries/not-a-valid-integer.py | 3 + .../Inputs/allow-retries/succeeds-within-limit.py | 24 + .../lit/tests/Inputs/test_retry_attempts/lit.cfg | 10 + .../lit/tests/Inputs/test_retry_attempts/test.py | 22 + .../Inputs/testrunner-custom-parsers/test.txt | 3 + llvm/utils/lit/tests/allow-retries.py | 41 + llvm/utils/lit/tests/selecting.py | 2 +- llvm/utils/lit/tests/unit/TestRunner.py | 12 + llvm/utils/vim/syntax/llvm.vim | 1 + llvm/utils/vscode/llvm/syntaxes/ll.tmLanguage.yaml | 2 + mlir/CMakeLists.txt | 6 +- mlir/cmake/modules/AddMLIR.cmake | 3 +- mlir/cmake/modules/CMakeLists.txt | 41 +- mlir/cmake/modules/MLIRConfig.cmake.in | 35 + mlir/docs/CreatingADialect.md | 4 +- mlir/docs/DialectConversion.md | 2 +- mlir/docs/Dialects/SPIR-V.md | 36 +- mlir/docs/Dialects/Vector.md | 6 +- mlir/docs/LangRef.md | 2 +- mlir/docs/OpDefinitions.md | 2 +- mlir/docs/QuickstartRewrites.md | 8 +- mlir/docs/RationaleLinalgDialect.md | 4 +- mlir/docs/Traits.md | 6 - mlir/docs/Tutorials/Toy/Ch-2.md | 24 +- mlir/docs/Tutorials/Toy/Ch-3.md | 6 +- mlir/docs/Tutorials/Toy/Ch-5.md | 4 +- mlir/examples/toy/Ch2/include/toy/Ops.td | 4 +- mlir/examples/toy/Ch3/include/toy/Ops.td | 5 +- mlir/examples/toy/Ch3/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch4/include/toy/Ops.td | 4 +- mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch4/toyc.cpp | 1 - mlir/examples/toy/Ch5/include/toy/Ops.td | 4 +- mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch5/toyc.cpp | 1 - mlir/examples/toy/Ch6/include/toy/Ops.td | 4 +- mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch6/toyc.cpp | 1 - mlir/examples/toy/Ch7/include/toy/Ops.td | 9 +- mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch7/toyc.cpp | 1 - mlir/include/mlir/Analysis/AffineStructures.h | 11 +- mlir/include/mlir/Analysis/CallGraph.h | 3 + mlir/include/mlir/CMakeLists.txt | 1 - .../StandardToLLVM/ConvertStandardToLLVMPass.h | 9 - .../StandardToStandard/StandardToStandard.h | 31 + .../Conversion/VectorToLLVM/ConvertVectorToLLVM.h | 2 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.h | 67 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.td | 67 +- mlir/include/mlir/Dialect/AffineOps/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/CMakeLists.txt | 4 +- .../include/mlir/Dialect/FxpMathOps/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.h | 6 +- mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.td | 7 +- mlir/include/mlir/Dialect/GPU/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/GPU/GPUDialect.h | 47 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 42 +- mlir/include/mlir/Dialect/LLVMIR/CMakeLists.txt | 5 +- mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 27 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 16 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 51 +- mlir/include/mlir/Dialect/LLVMIR/NVVMDialect.h | 7 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 1 + mlir/include/mlir/Dialect/LLVMIR/ROCDLDialect.h | 7 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 1 + .../Dialect/LLVMIR/Transforms/LegalizeForExport.h | 34 + mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 3 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 31 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 12 +- .../Linalg/Transforms/LinalgTransformPatterns.td | 10 +- mlir/include/mlir/Dialect/LoopOps/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.h | 8 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 63 +- mlir/include/mlir/Dialect/OpenMP/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/OpenMP/OpenMPDialect.h | 8 +- mlir/include/mlir/Dialect/Quant/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h | 67 + mlir/include/mlir/Dialect/Quant/Passes.h | 41 + mlir/include/mlir/Dialect/Quant/QuantOps.h | 32 + mlir/include/mlir/Dialect/Quant/QuantOps.td | 284 + mlir/include/mlir/Dialect/Quant/QuantOpsBase.td | 71 + mlir/include/mlir/Dialect/Quant/QuantTypes.h | 402 + mlir/include/mlir/Dialect/Quant/QuantizeUtils.h | 61 + mlir/include/mlir/Dialect/Quant/UniformSupport.h | 218 + mlir/include/mlir/Dialect/QuantOps/CMakeLists.txt | 1 - .../mlir/Dialect/QuantOps/FakeQuantSupport.h | 67 - mlir/include/mlir/Dialect/QuantOps/Passes.h | 41 - mlir/include/mlir/Dialect/QuantOps/QuantOps.h | 42 - mlir/include/mlir/Dialect/QuantOps/QuantOps.td | 258 - .../mlir/Dialect/QuantOps/QuantPredicates.td | 63 - mlir/include/mlir/Dialect/QuantOps/QuantTypes.h | 402 - mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h | 61 - .../include/mlir/Dialect/QuantOps/UniformSupport.h | 218 - mlir/include/mlir/Dialect/SPIRV/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/SPIRV/Passes.h | 24 +- .../mlir/Dialect/SPIRV/SPIRVArithmeticOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVAttributes.h | 137 + .../mlir/Dialect/SPIRV/SPIRVAvailability.td | 3 + mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 107 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBinaryUtils.h | 6 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBitOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 3 +- .../mlir/Dialect/SPIRV/SPIRVCompositeOps.td | 1 + .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 13 +- mlir/include/mlir/Dialect/SPIRV/SPIRVDialect.h | 62 +- mlir/include/mlir/Dialect/SPIRV/SPIRVGLSLOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVLogicalOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 37 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.h | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 1 + .../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 46 +- mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h | 118 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 111 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.td | 8 +- mlir/include/mlir/Dialect/Shape/IR/CMakeLists.txt | 6 +- mlir/include/mlir/Dialect/Shape/IR/Shape.h | 12 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 70 +- .../mlir/Dialect/StandardOps/IR/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.h | 13 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 20 +- .../mlir/Dialect/Utils/StructuredOpsUtils.h | 22 + mlir/include/mlir/Dialect/Vector/CMakeLists.txt | 5 + mlir/include/mlir/Dialect/Vector/EDSC/Builders.h | 53 + mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h | 25 + mlir/include/mlir/Dialect/Vector/VectorOps.h | 79 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 1401 + .../VectorTransformPatterns.td | 0 .../include/mlir/Dialect/Vector/VectorTransforms.h | 74 + mlir/include/mlir/Dialect/Vector/VectorUtils.h | 158 + mlir/include/mlir/Dialect/VectorOps/CMakeLists.txt | 5 - .../include/mlir/Dialect/VectorOps/EDSC/Builders.h | 53 - .../mlir/Dialect/VectorOps/EDSC/Intrinsics.h | 25 - mlir/include/mlir/Dialect/VectorOps/VectorOps.h | 77 - mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 1400 - .../mlir/Dialect/VectorOps/VectorTransforms.h | 74 - mlir/include/mlir/Dialect/VectorOps/VectorUtils.h | 158 - mlir/include/mlir/IR/AffineExpr.h | 2 +- mlir/include/mlir/IR/Builders.h | 1 + mlir/include/mlir/IR/Dialect.h | 31 +- mlir/include/mlir/IR/DialectHooks.h | 57 +- mlir/include/mlir/IR/Matchers.h | 34 +- mlir/include/mlir/IR/OpBase.td | 29 +- mlir/include/mlir/IR/OpDefinition.h | 19 + mlir/include/mlir/IR/Operation.h | 7 - mlir/include/mlir/IR/OperationSupport.h | 8 +- mlir/include/mlir/IR/PatternMatch.h | 129 +- mlir/include/mlir/IR/Types.h | 5 +- mlir/include/mlir/InitAllDialects.h | 8 +- mlir/include/mlir/InitAllPasses.h | 7 +- mlir/include/mlir/Interfaces/CMakeLists.txt | 10 + .../mlir/Interfaces/DerivedAttributeOpInterface.h | 22 + .../mlir/Interfaces/DerivedAttributeOpInterface.td | 37 + mlir/include/mlir/Interfaces/LoopLikeInterface.h | 24 + mlir/include/mlir/Interfaces/LoopLikeInterface.td | 49 + mlir/include/mlir/Interfaces/SideEffects.h | 23 +- mlir/include/mlir/Interfaces/SideEffects.td | 24 +- .../include/mlir/Quantizer/Support/Configuration.h | 2 +- mlir/include/mlir/Quantizer/Support/Metadata.h | 2 +- mlir/include/mlir/TableGen/Attribute.h | 4 + mlir/include/mlir/TableGen/Dialect.h | 19 + mlir/include/mlir/TableGen/SideEffects.h | 8 +- .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 3 + mlir/include/mlir/Transforms/CMakeLists.txt | 6 - mlir/include/mlir/Transforms/DialectConversion.h | 28 +- mlir/include/mlir/Transforms/FoldUtils.h | 3 + mlir/include/mlir/Transforms/LoopLikeInterface.h | 26 - mlir/include/mlir/Transforms/LoopLikeInterface.td | 49 - mlir/include/mlir/Transforms/LoopUtils.h | 9 +- mlir/lib/Analysis/AffineStructures.cpp | 81 +- mlir/lib/Analysis/CallGraph.cpp | 17 + mlir/lib/Analysis/LoopAnalysis.cpp | 6 +- mlir/lib/Analysis/Utils.cpp | 5 +- .../AffineToStandard/AffineToStandard.cpp | 88 +- mlir/lib/Conversion/CMakeLists.txt | 1 + .../GPUCommon/IndexIntrinsicsOpLowering.h | 6 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 6 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 12 +- .../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 78 +- .../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 9 +- .../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 8 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 219 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 65 +- .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 14 +- .../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp | 10 +- .../LoopToStandard/ConvertLoopToStandard.cpp | 32 +- mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 20 +- .../StandardToLLVM/ConvertStandardToLLVM.cpp | 239 +- mlir/lib/Conversion/StandardToSPIRV/CMakeLists.txt | 7 - .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 538 +- .../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 9 +- .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 24 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.td | 53 - .../Conversion/StandardToStandard/CMakeLists.txt | 13 + .../StandardToStandard/StandardToStandard.cpp | 49 + mlir/lib/Conversion/VectorToLLVM/CMakeLists.txt | 2 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 189 +- .../VectorToLoops/ConvertVectorToLoops.cpp | 14 +- mlir/lib/Dialect/AffineOps/AffineOps.cpp | 67 +- mlir/lib/Dialect/AffineOps/CMakeLists.txt | 2 +- mlir/lib/Dialect/CMakeLists.txt | 6 +- mlir/lib/Dialect/FxpMathOps/IR/FxpMathOps.cpp | 2 +- .../FxpMathOps/Transforms/LowerUniformRealMath.cpp | 30 +- .../FxpMathOps/Transforms/UniformKernelUtils.h | 6 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 4 +- .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 6 +- mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 2 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 41 + mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt | 10 + .../LLVMIR/Transforms/LegalizeForExport.cpp | 73 + mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 8 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 2 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 22 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 75 +- .../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 30 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 6 + mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 16 +- mlir/lib/Dialect/LoopOps/CMakeLists.txt | 2 +- .../LoopOps/Transforms/ParallelLoopFusion.cpp | 8 +- .../lib/Dialect/{QuantOps => Quant}/CMakeLists.txt | 0 mlir/lib/Dialect/Quant/IR/QuantOps.cpp | 96 + mlir/lib/Dialect/Quant/IR/QuantTypes.cpp | 355 + .../Dialect/{QuantOps => Quant}/IR/TypeDetail.h | 0 mlir/lib/Dialect/Quant/IR/TypeParser.cpp | 382 + mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp | 112 + .../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 149 + mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp | 175 + mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp | 148 + mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp | 102 + mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp | 46 - mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp | 355 - mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp | 382 - .../Dialect/QuantOps/Transforms/ConvertConst.cpp | 112 - .../QuantOps/Transforms/ConvertSimQuant.cpp | 149 - .../Dialect/QuantOps/Utils/FakeQuantSupport.cpp | 175 - mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp | 148 - mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp | 102 - mlir/lib/Dialect/SPIRV/CMakeLists.txt | 1 + mlir/lib/Dialect/SPIRV/LayoutUtils.cpp | 2 +- mlir/lib/Dialect/SPIRV/SPIRVAttributes.cpp | 220 + mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.cpp | 65 +- mlir/lib/Dialect/SPIRV/SPIRVDialect.cpp | 190 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 489 +- mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 175 +- mlir/lib/Dialect/SPIRV/SPIRVTypes.cpp | 340 +- .../Dialect/SPIRV/Serialization/Deserializer.cpp | 78 +- .../SPIRV/Serialization/SPIRVBinaryUtils.cpp | 25 +- .../lib/Dialect/SPIRV/Serialization/Serializer.cpp | 29 +- mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 202 +- mlir/lib/Dialect/SPIRV/Transforms/CMakeLists.txt | 1 + .../DecorateSPIRVCompositeTypeLayoutPass.cpp | 12 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 66 +- .../lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp | 184 + mlir/lib/Dialect/Shape/CMakeLists.txt | 11 +- mlir/lib/Dialect/Shape/DialectRegistration.cpp | 13 - mlir/lib/Dialect/Shape/IR/Shape.cpp | 116 + mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 102 +- mlir/lib/Dialect/Vector/CMakeLists.txt | 23 + mlir/lib/Dialect/Vector/EDSC/Builders.cpp | 41 + mlir/lib/Dialect/Vector/VectorOps.cpp | 1663 + mlir/lib/Dialect/Vector/VectorTransforms.cpp | 1359 + mlir/lib/Dialect/Vector/VectorUtils.cpp | 278 + mlir/lib/Dialect/VectorOps/CMakeLists.txt | 23 - mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp | 41 - mlir/lib/Dialect/VectorOps/VectorOps.cpp | 1663 - mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 1264 - mlir/lib/Dialect/VectorOps/VectorUtils.cpp | 278 - mlir/lib/IR/AffineExpr.cpp | 34 +- mlir/lib/IR/AsmPrinter.cpp | 36 + mlir/lib/IR/Builders.cpp | 16 +- mlir/lib/IR/Dialect.cpp | 34 +- mlir/lib/IR/PatternMatch.cpp | 9 +- mlir/lib/IR/StandardTypes.cpp | 2 + mlir/lib/Interfaces/CMakeLists.txt | 30 + .../lib/Interfaces/DerivedAttributeOpInterface.cpp | 19 + mlir/lib/Interfaces/LoopLikeInterface.cpp | 18 + mlir/lib/Interfaces/SideEffects.cpp | 71 + .../lib/Quantizer/Configurations/FxpMathConfig.cpp | 6 +- mlir/lib/Quantizer/Support/UniformConstraints.cpp | 2 +- .../Transforms/AddDefaultStatsTestPass.cpp | 4 +- .../Transforms/InferQuantizedTypesPass.cpp | 4 +- .../Transforms/RemoveInstrumentationPass.cpp | 8 +- mlir/lib/TableGen/Attribute.cpp | 4 + mlir/lib/TableGen/Dialect.cpp | 28 + mlir/lib/TableGen/SideEffects.cpp | 12 +- mlir/lib/Target/CMakeLists.txt | 1 + mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 40 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 8 +- .../Transforms/AffineLoopInvariantCodeMotion.cpp | 1 - mlir/lib/Transforms/CMakeLists.txt | 4 +- mlir/lib/Transforms/CSE.cpp | 20 +- mlir/lib/Transforms/DialectConversion.cpp | 31 +- mlir/lib/Transforms/Inliner.cpp | 385 +- mlir/lib/Transforms/LoopCoalescing.cpp | 1 - mlir/lib/Transforms/LoopFusion.cpp | 1 - mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 27 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 81 +- mlir/lib/Transforms/Utils/FoldUtils.cpp | 8 +- .../Utils/GreedyPatternRewriteDriver.cpp | 14 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 1 - mlir/lib/Transforms/Utils/LoopUtils.cpp | 122 +- mlir/lib/Transforms/Utils/RegionUtils.cpp | 6 +- mlir/lib/Transforms/Utils/Utils.cpp | 1 - mlir/lib/Transforms/Vectorize.cpp | 4 +- mlir/test/Conversion/GPUToSPIRV/builtins.mlir | 16 +- mlir/test/Conversion/GPUToSPIRV/if.mlir | 8 +- mlir/test/Conversion/GPUToSPIRV/load-store.mlir | 16 +- mlir/test/Conversion/GPUToSPIRV/loop.mlir | 8 +- mlir/test/Conversion/GPUToSPIRV/simple.mlir | 5 +- .../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 17 +- .../lower-gpu-launch-vulkan-launch.mlir | 4 +- .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 8 +- .../StandardToLLVM/convert-to-llvmir.mlir | 13 - .../Conversion/StandardToSPIRV/std-to-spirv.mlir | 462 +- .../StandardToSPIRV/std-types-to-spirv.mlir | 597 + .../StandardToSPIRV/subview-to-spirv.mlir | 9 + .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 129 +- mlir/test/Dialect/AffineOps/canonicalize.mlir | 2 +- mlir/test/Dialect/AffineOps/invalid.mlir | 4 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 7 + mlir/test/Dialect/LLVMIR/legalize-for-export.mlir | 31 + mlir/test/Dialect/LLVMIR/roundtrip.mlir | 11 + mlir/test/Dialect/Linalg/invalid.mlir | 2 +- mlir/test/Dialect/Linalg/llvm.mlir | 26 +- mlir/test/Dialect/Linalg/loops.mlir | 39 + mlir/test/Dialect/Linalg/roundtrip.mlir | 22 + .../Dialect/{QuantOps => Quant}/canonicalize.mlir | 0 .../Dialect/{QuantOps => Quant}/convert-const.mlir | 0 .../convert-fakequant-invalid.mlir | 0 .../{QuantOps => Quant}/convert-fakequant.mlir | 0 .../{QuantOps => Quant}/parse-any-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-any.mlir | 0 .../{QuantOps => Quant}/parse-ops-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-ops.mlir | 0 .../{QuantOps => Quant}/parse-uniform-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-uniform.mlir | 0 mlir/test/Dialect/Quant/quant_region.mlir | 101 + .../SPIRV/Serialization/arithmetic-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/array.mlir | 4 +- .../Dialect/SPIRV/Serialization/atomic-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/barrier.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/bit-ops.mlir | 2 +- .../test/Dialect/SPIRV/Serialization/cast-ops.mlir | 4 +- .../Dialect/SPIRV/Serialization/composite-op.mlir | 2 +- .../test/Dialect/SPIRV/Serialization/constant.mlir | 2 +- .../Dialect/SPIRV/Serialization/entry-point.mlir | 4 +- .../SPIRV/Serialization/execution-mode.mlir | 2 +- .../Dialect/SPIRV/Serialization/function-call.mlir | 2 +- .../SPIRV/Serialization/global-variable.mlir | 6 +- .../test/Dialect/SPIRV/Serialization/glsl-ops.mlir | 2 +- .../Dialect/SPIRV/Serialization/group-ops.mlir | 2 +- .../Dialect/SPIRV/Serialization/logical-ops.mlir | 4 +- mlir/test/Dialect/SPIRV/Serialization/loop.mlir | 12 +- .../Dialect/SPIRV/Serialization/memory-ops.mlir | 6 +- mlir/test/Dialect/SPIRV/Serialization/module.mlir | 24 +- .../SPIRV/Serialization/non-uniform-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/phi.mlir | 24 +- .../Dialect/SPIRV/Serialization/selection.mlir | 8 +- .../Dialect/SPIRV/Serialization/spec-constant.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/struct.mlir | 2 +- .../Dialect/SPIRV/Serialization/terminator.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/undef.mlir | 4 +- .../Dialect/SPIRV/Transforms/abi-interface.mlir | 36 + .../Dialect/SPIRV/Transforms/abi-load-store.mlir | 22 +- mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir | 27 - mlir/test/Dialect/SPIRV/Transforms/inlining.mlir | 18 +- .../SPIRV/Transforms/layout-decoration.mlir | 10 +- .../Dialect/SPIRV/Transforms/vce-deduction.mlir | 208 + mlir/test/Dialect/SPIRV/availability.mlir | 24 +- mlir/test/Dialect/SPIRV/control-flow-ops.mlir | 24 +- mlir/test/Dialect/SPIRV/ops.mlir | 17 +- mlir/test/Dialect/SPIRV/structure-ops.mlir | 124 +- mlir/test/Dialect/SPIRV/target-and-abi.mlir | 141 +- mlir/test/Dialect/SPIRV/target-env.mlir | 38 +- mlir/test/Dialect/Shape/ops.mlir | 58 + .../{VectorOps => Vector}/canonicalize.mlir | 0 .../Dialect/{VectorOps => Vector}/invalid.mlir | 0 mlir/test/Dialect/{VectorOps => Vector}/ops.mlir | 0 .../Dialect/Vector/vector-contract-transforms.mlir | 380 + .../vector-slices-transforms.mlir | 0 .../{VectorOps => Vector}/vector-transforms.mlir | 0 .../VectorOps/vector-contract-transforms.mlir | 291 - mlir/test/EDSC/CMakeLists.txt | 4 +- mlir/test/EDSC/builder-api-test.cpp | 4 +- mlir/test/IR/affine-map.mlir | 14 +- mlir/test/IR/invalid-ops.mlir | 2 +- mlir/test/IR/invalid.mlir | 4 +- mlir/test/IR/pretty-region-args.mlir | 14 + mlir/test/IR/traits.mlir | 2 +- mlir/test/Target/import.ll | 11 + mlir/test/Target/llvmir-intrinsics.mlir | 16 + mlir/test/Target/llvmir.mlir | 22 +- mlir/test/Transforms/canonicalize.mlir | 6 +- mlir/test/Transforms/inlining-dce.mlir | 53 + mlir/test/Transforms/pipeline-data-transfer.mlir | 34 +- mlir/test/Transforms/test-legalizer.mlir | 7 + .../TestVectorTransformPatterns.td | 4 +- mlir/test/lib/Dialect/SPIRV/TestAvailability.cpp | 47 +- mlir/test/lib/TestDialect/CMakeLists.txt | 1 + mlir/test/lib/TestDialect/TestDialect.cpp | 8 +- mlir/test/lib/TestDialect/TestDialect.h | 18 +- mlir/test/lib/TestDialect/TestOps.td | 8 +- mlir/test/lib/TestDialect/TestPatterns.cpp | 63 +- mlir/test/lib/Transforms/CMakeLists.txt | 3 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 18 +- .../test/lib/Transforms/TestVectorizationUtils.cpp | 2 +- mlir/test/mlir-tblgen/op-attribute.td | 4 +- mlir/test/mlir-tblgen/op-decl.td | 8 +- mlir/test/mlir-vulkan-runner/addf.mlir | 8 +- mlir/tools/CMakeLists.txt | 1 - mlir/tools/mlir-tblgen/CMakeLists.txt | 2 +- mlir/tools/mlir-tblgen/DialectGen.cpp | 205 + mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 3 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 48 +- mlir/tools/mlir-tblgen/ReferenceImplGen.cpp | 85 - mlir/tools/mlir-tblgen/RewriterGen.cpp | 81 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 53 +- mlir/tools/mlir-vulkan-runner/VulkanRuntime.h | 2 +- .../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 5 +- .../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 45 +- .../Dialect/Quant/QuantizationUtilsTest.cpp | 168 + .../Dialect/QuantOps/QuantizationUtilsTest.cpp | 168 - .../Dialect/SPIRV/DeserializationTest.cpp | 4 +- mlir/unittests/Dialect/SPIRV/SerializationTest.cpp | 5 + openmp/libomptarget/src/api.cpp | 1 + pstl/include/pstl/internal/glue_numeric_defs.h | 2 +- pstl/include/pstl/internal/glue_numeric_impl.h | 18 +- pstl/test/std/numerics/numeric.ops/scan.fail.cpp | 38 + 3426 files changed, 162117 insertions(+), 38576 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.h create mode 100644 clang-tools-extra/clang-tidy/cppcoreguidelines/AvoidNonConstGlo [...] create mode 100644 clang-tools-extra/clang-tidy/cppcoreguidelines/AvoidNonConstGlo [...] create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/CMakeLists.txt create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/LLVMLibcTidyModule.cpp create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/RestrictSystemLibcHeaders [...] create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/RestrictSystemLibcHeadersCheck.h create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-suspicious-in [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cppcoreguidelines-avoi [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/llvmlibc-restrict-syst [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang/test/Modules/Inputs/libc-libcxx/include/stdlib.h => clang-tools-extra/t [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-suspicious- [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines-av [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines-sp [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvmlibc-restrict-sy [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvmlibc-restrict-sy [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/misc-unconventional- [...] create mode 100644 clang/include/clang/AST/ComputeDependence.h create mode 100644 clang/include/clang/AST/DependenceFlags.h delete mode 100644 clang/include/clang/AST/DependencyFlags.h create mode 100644 clang/include/clang/Basic/BuiltinsSVE.def create mode 100644 clang/include/clang/Basic/arm_sve.td create mode 100644 clang/lib/AST/ComputeDependence.cpp create mode 100644 clang/lib/Sema/UsedDeclVisitor.h create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-crash.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-datatypes.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-negative-test.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c create mode 100644 clang/test/CodeGen/attr-loader-uninitialized.c create mode 100644 clang/test/CodeGen/debug-info-sysroot-sdk.c delete mode 100644 clang/test/CodeGen/debug-info-sysroot.c create mode 100644 clang/test/CodeGen/inline-asm-p-constraint.c create mode 100644 clang/test/CodeGen/mdouble.c delete mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.cu create mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.hip create mode 100644 clang/test/CodeGenCXX/attr-loader-uninitialized.cpp create mode 100644 clang/test/CodeGenCXX/used-decl-visitor.cpp create mode 100644 clang/test/CodeGenCoroutines/coro-return-voidtype-initlist.cpp create mode 100644 clang/test/Driver/fmerge-constants.c create mode 100644 clang/test/Driver/mdouble.c create mode 100644 clang/test/Driver/memtag.c create mode 100644 clang/test/OpenMP/target_device_codegen.cpp create mode 100644 clang/test/Parser/asm-qualifiers.c create mode 100644 clang/test/Sema/attr-loader-uninitialized.c create mode 100644 clang/test/Sema/attr-loader-uninitialized.cpp create mode 100644 clang/test/Sema/sizeless-1.c create mode 100644 clang/test/SemaCXX/sizeless-1.cpp create mode 100644 clang/test/SemaTemplate/undeclared-template.cpp create mode 100644 clang/unittests/AST/SizelessTypesTest.cpp create mode 100644 clang/utils/TableGen/SveEmitter.cpp create mode 100644 libc/AOR_v20.02/Makefile create mode 100644 libc/AOR_v20.02/README.md create mode 100644 libc/AOR_v20.02/config.mk create mode 100644 libc/AOR_v20.02/config.mk.dist create mode 100644 libc/AOR_v20.02/math/Dir.mk create mode 100644 libc/AOR_v20.02/math/cosf.c create mode 100644 libc/AOR_v20.02/math/exp.c create mode 100644 libc/AOR_v20.02/math/exp2.c create mode 100644 libc/AOR_v20.02/math/exp2f.c create mode 100644 libc/AOR_v20.02/math/exp2f_data.c create mode 100644 libc/AOR_v20.02/math/exp_data.c create mode 100644 libc/AOR_v20.02/math/expf.c create mode 100644 libc/AOR_v20.02/math/include/mathlib.h create mode 100644 libc/AOR_v20.02/math/log.c create mode 100644 libc/AOR_v20.02/math/log2.c create mode 100644 libc/AOR_v20.02/math/log2_data.c create mode 100644 libc/AOR_v20.02/math/log2f.c create mode 100644 libc/AOR_v20.02/math/log2f_data.c create mode 100644 libc/AOR_v20.02/math/log_data.c create mode 100644 libc/AOR_v20.02/math/logf.c create mode 100644 libc/AOR_v20.02/math/logf_data.c create mode 100644 libc/AOR_v20.02/math/math_config.h create mode 100644 libc/AOR_v20.02/math/math_err.c create mode 100644 libc/AOR_v20.02/math/math_errf.c create mode 100644 libc/AOR_v20.02/math/pow.c create mode 100644 libc/AOR_v20.02/math/pow_log_data.c create mode 100644 libc/AOR_v20.02/math/powf.c create mode 100644 libc/AOR_v20.02/math/powf_log2_data.c create mode 100644 libc/AOR_v20.02/math/s_cos.c create mode 100644 libc/AOR_v20.02/math/s_cosf.c create mode 100644 libc/AOR_v20.02/math/s_exp.c create mode 100644 libc/AOR_v20.02/math/s_exp2f.c create mode 100644 libc/AOR_v20.02/math/s_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/s_expf.c create mode 100644 libc/AOR_v20.02/math/s_expf_1u.c create mode 100644 libc/AOR_v20.02/math/s_log.c create mode 100644 libc/AOR_v20.02/math/s_logf.c create mode 100644 libc/AOR_v20.02/math/s_pow.c create mode 100644 libc/AOR_v20.02/math/s_powf.c create mode 100644 libc/AOR_v20.02/math/s_sin.c create mode 100644 libc/AOR_v20.02/math/s_sinf.c create mode 100644 libc/AOR_v20.02/math/sincosf.c create mode 100644 libc/AOR_v20.02/math/sincosf.h create mode 100644 libc/AOR_v20.02/math/sincosf_data.c create mode 100644 libc/AOR_v20.02/math/sinf.c create mode 100644 libc/AOR_v20.02/math/test/mathbench.c create mode 100644 libc/AOR_v20.02/math/test/mathtest.c create mode 100644 libc/AOR_v20.02/math/test/rtest/dotest.c create mode 100644 libc/AOR_v20.02/math/test/rtest/intern.h create mode 100644 libc/AOR_v20.02/math/test/rtest/main.c create mode 100644 libc/AOR_v20.02/math/test/rtest/random.c create mode 100644 libc/AOR_v20.02/math/test/rtest/random.h create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.c create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.h create mode 100644 libc/AOR_v20.02/math/test/rtest/types.h create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.c create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.h create mode 100755 libc/AOR_v20.02/math/test/runulp.sh create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/cosf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2f.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/expf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2f.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/logf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/pow.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/powf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sincosf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sinf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/random/double.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/random/float.tst create mode 100644 libc/AOR_v20.02/math/test/traces/exp.txt create mode 100644 libc/AOR_v20.02/math/test/traces/sincosf.txt create mode 100644 libc/AOR_v20.02/math/test/ulp.c create mode 100644 libc/AOR_v20.02/math/test/ulp.h create mode 100644 libc/AOR_v20.02/math/tools/cos.sollya create mode 100644 libc/AOR_v20.02/math/tools/exp.sollya create mode 100644 libc/AOR_v20.02/math/tools/exp2.sollya create mode 100644 libc/AOR_v20.02/math/tools/log.sollya create mode 100644 libc/AOR_v20.02/math/tools/log2.sollya create mode 100644 libc/AOR_v20.02/math/tools/log2_abs.sollya create mode 100644 libc/AOR_v20.02/math/tools/log_abs.sollya create mode 100755 libc/AOR_v20.02/math/tools/plot.py create mode 100755 libc/AOR_v20.02/math/tools/remez.jl create mode 100644 libc/AOR_v20.02/math/tools/sin.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_exp.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_log.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_sin.sollya create mode 100644 libc/AOR_v20.02/math/v_cos.c create mode 100644 libc/AOR_v20.02/math/v_cosf.c create mode 100644 libc/AOR_v20.02/math/v_exp.c create mode 100644 libc/AOR_v20.02/math/v_exp.h create mode 100644 libc/AOR_v20.02/math/v_exp2f.c create mode 100644 libc/AOR_v20.02/math/v_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/v_exp_data.c create mode 100644 libc/AOR_v20.02/math/v_expf.c create mode 100644 libc/AOR_v20.02/math/v_expf_1u.c create mode 100644 libc/AOR_v20.02/math/v_log.c create mode 100644 libc/AOR_v20.02/math/v_log.h create mode 100644 libc/AOR_v20.02/math/v_log_data.c create mode 100644 libc/AOR_v20.02/math/v_logf.c create mode 100644 libc/AOR_v20.02/math/v_math.h create mode 100644 libc/AOR_v20.02/math/v_pow.c create mode 100644 libc/AOR_v20.02/math/v_powf.c create mode 100644 libc/AOR_v20.02/math/v_sin.c create mode 100644 libc/AOR_v20.02/math/v_sinf.c create mode 100644 libc/AOR_v20.02/math/vn_cos.c create mode 100644 libc/AOR_v20.02/math/vn_cosf.c create mode 100644 libc/AOR_v20.02/math/vn_exp.c create mode 100644 libc/AOR_v20.02/math/vn_exp2f.c create mode 100644 libc/AOR_v20.02/math/vn_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/vn_expf.c create mode 100644 libc/AOR_v20.02/math/vn_expf_1u.c create mode 100644 libc/AOR_v20.02/math/vn_log.c create mode 100644 libc/AOR_v20.02/math/vn_logf.c create mode 100644 libc/AOR_v20.02/math/vn_pow.c create mode 100644 libc/AOR_v20.02/math/vn_powf.c create mode 100644 libc/AOR_v20.02/math/vn_sin.c create mode 100644 libc/AOR_v20.02/math/vn_sinf.c create mode 100644 libc/AOR_v20.02/networking/Dir.mk create mode 100644 libc/AOR_v20.02/networking/aarch64/chksum_simd.c create mode 100644 libc/AOR_v20.02/networking/arm/chksum_simd.c create mode 100644 libc/AOR_v20.02/networking/chksum.c create mode 100644 libc/AOR_v20.02/networking/chksum_common.h create mode 100644 libc/AOR_v20.02/networking/include/networking.h create mode 100644 libc/AOR_v20.02/networking/test/chksum.c create mode 100644 libc/AOR_v20.02/string/Dir.mk create mode 100644 libc/AOR_v20.02/string/aarch64/check-arch.S create mode 100644 libc/AOR_v20.02/string/aarch64/memchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/memchr.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/memset.S create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-mte.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-mte.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen.S create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen.S create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr.S create mode 100644 libc/AOR_v20.02/string/arm/check-arch.S create mode 100644 libc/AOR_v20.02/string/arm/memchr.S create mode 100644 libc/AOR_v20.02/string/arm/memcpy.S create mode 100644 libc/AOR_v20.02/string/arm/memset.S create mode 100644 libc/AOR_v20.02/string/arm/strcmp-armv6m.S create mode 100644 libc/AOR_v20.02/string/arm/strcmp.S create mode 100644 libc/AOR_v20.02/string/arm/strcpy.c create mode 100644 libc/AOR_v20.02/string/arm/strlen-armv6t2.S create mode 100644 libc/AOR_v20.02/string/asmdefs.h create mode 100644 libc/AOR_v20.02/string/include/stringlib.h create mode 100644 libc/AOR_v20.02/string/test/memchr.c create mode 100644 libc/AOR_v20.02/string/test/memcmp.c create mode 100644 libc/AOR_v20.02/string/test/memcpy.c create mode 100644 libc/AOR_v20.02/string/test/memmove.c create mode 100644 libc/AOR_v20.02/string/test/memset.c create mode 100644 libc/AOR_v20.02/string/test/stpcpy.c create mode 100644 libc/AOR_v20.02/string/test/strchr.c create mode 100644 libc/AOR_v20.02/string/test/strchrnul.c create mode 100644 libc/AOR_v20.02/string/test/strcmp.c create mode 100644 libc/AOR_v20.02/string/test/strcpy.c create mode 100644 libc/AOR_v20.02/string/test/strlen.c create mode 100644 libc/AOR_v20.02/string/test/strncmp.c create mode 100644 libc/AOR_v20.02/string/test/strnlen.c create mode 100644 libc/AOR_v20.02/string/test/strrchr.c create mode 100644 libc/AOR_v20.02/string/x86_64/check-arch.S delete mode 100644 libc/cmake/modules/cpu_features/check_avx.cpp delete mode 100644 libc/cmake/modules/cpu_features/check_avx512f.cpp create mode 100644 libc/cmake/modules/cpu_features/check_cpu_features.cpp.in delete mode 100644 libc/cmake/modules/cpu_features/check_sse.cpp delete mode 100644 libc/cmake/modules/cpu_features/check_sse2.cpp create mode 100644 libc/src/signal/linux/__restore.cpp create mode 100644 libc/src/signal/linux/sigaction.cpp create mode 100644 libc/src/signal/sigaction.h create mode 100644 libc/src/string/memcpy.cpp create mode 100644 libc/src/string/memcpy.h create mode 100644 libc/src/string/memcpy_arch_specific.h.def create mode 100644 libc/src/string/memory_utils/memcpy_utils.h create mode 100644 libc/src/string/x86/CMakeLists.txt create mode 100644 libc/src/string/x86/memcpy_arch_specific.h.inc create mode 100644 libc/test/src/signal/sigaction_test.cpp create mode 100644 libc/test/src/string/memcpy_test.cpp create mode 100644 libc/test/src/string/memory_utils/memcpy_utils_test.cpp create mode 100644 libunwind/src/FrameHeaderCache.hpp create mode 100644 libunwind/test/frameheadercache_test.pass.cpp create mode 100644 lld/test/COFF/pdb-tpi-aligned-records.test create mode 100644 lld/test/ELF/hexagon-tls-gd-xform.s delete mode 100644 lldb/source/Host/netbsd/Host.cpp create mode 100644 lldb/source/Host/netbsd/HostNetBSD.cpp copy lldb/test/API/{android/platform => functionalities/reproducers/attach}/Makefi [...] create mode 100644 lldb/test/API/functionalities/reproducers/attach/TestReproducer [...] create mode 100644 lldb/test/API/functionalities/reproducers/attach/main.cpp create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/Makefile create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/TestZerothFrame.py create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/main.c copy lldb/test/API/{commands/expression/entry-bp => lang/objc/modules-non-objc-tar [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/TestObjCModules [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/main.c create mode 100644 lldb/test/Shell/SymbolFile/DWARF/dwo-type-in-main-file.s create mode 100644 llvm/docs/loop-terminology-guarded-loop.png create mode 100644 llvm/docs/loop-terminology-initial-loop.png create mode 100644 llvm/docs/loop-terminology-rotated-loop.png delete mode 100644 llvm/examples/LLJITExamples/CMakeLists.txt delete mode 100644 llvm/examples/LLJITExamples/LLJITWithLazyReexports/LLJITWithLaz [...] create mode 100644 llvm/examples/OrcV2Examples/BasicOrcV2CBindings/BasicOrcV2CBindings.c create mode 100644 llvm/examples/OrcV2Examples/BasicOrcV2CBindings/CMakeLists.txt create mode 100644 llvm/examples/OrcV2Examples/CMakeLists.txt rename llvm/examples/{LLJITExamples => OrcV2Examples}/ExampleModules.h (100%) rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITDumpObjects/CMakeLists. [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITDumpObjects/LLJITDumpOb [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithCustomObjectLinking [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithCustomObjectLinking [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithLazyReexports/CMake [...] create mode 100644 llvm/examples/OrcV2Examples/LLJITWithLazyReexports/LLJITWithLaz [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectCache/CMakeLi [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectCache/LLJITWi [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectLinkingLayerP [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectLinkingLayerP [...] create mode 100644 llvm/include/llvm-c/Orc.h create mode 100644 llvm/include/llvm/CodeGen/CommandFlags.h delete mode 100644 llvm/include/llvm/CodeGen/CommandFlags.inc rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFGraph.h (100%) rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFLiveness.h (100%) rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFRegisters.h (100%) create mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h delete mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.inc create mode 100644 llvm/lib/CodeGen/BBSectionsPrepare.cpp create mode 100644 llvm/lib/CodeGen/CommandFlags.cpp create mode 100644 llvm/lib/CodeGen/RDFGraph.cpp create mode 100644 llvm/lib/CodeGen/RDFLiveness.cpp create mode 100644 llvm/lib/CodeGen/RDFRegisters.cpp create mode 100644 llvm/lib/ExecutionEngine/Orc/OrcV2CBindings.cpp create mode 100644 llvm/lib/MC/MCTargetOptionsCommandFlags.cpp delete mode 100644 llvm/lib/Target/Hexagon/RDFGraph.cpp delete mode 100644 llvm/lib/Target/Hexagon/RDFLiveness.cpp delete mode 100644 llvm/lib/Target/Hexagon/RDFRegisters.cpp delete mode 100644 llvm/lib/Target/VE/InstPrinter/CMakeLists.txt delete mode 100644 llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.cpp (100%) rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.h (100%) create mode 100644 llvm/test/Analysis/MemorySSA/scalable-vec.ll create mode 100644 llvm/test/Analysis/ScalarEvolution/scalable-vector.ll create mode 100644 llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll create mode 100644 llvm/test/Assembler/dbg-checksum.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-undef.mir create mode 100644 llvm/test/CodeGen/AArch64/aarch64-ldst-no-premature-sp-pop.mir create mode 100644 llvm/test/CodeGen/AArch64/machine-outliner-iterative.mir create mode 100644 llvm/test/CodeGen/AArch64/scalable-vector-promotion.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-dup-x.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-scal [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-trunc.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.a [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.dim.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll create mode 100644 llvm/test/CodeGen/AMDGPU/callee-special-input-sgprs-fixed-abi.ll create mode 100644 llvm/test/CodeGen/AMDGPU/indirect-call.ll create mode 100755 llvm/test/CodeGen/AMDGPU/sext-divergence-driven-isel.ll create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills-exceptions.ll create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills.ll delete mode 100644 llvm/test/CodeGen/ARM/shift_parts.ll create mode 100644 llvm/test/CodeGen/Generic/csw-debug-assert.ll delete mode 100644 llvm/test/CodeGen/PowerPC/aix-byval-param.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation1.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation2.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation3.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll create mode 100644 llvm/test/CodeGen/PowerPC/ifcvt.mir create mode 100644 llvm/test/CodeGen/SystemZ/vec-move-23.ll create mode 100644 llvm/test/CodeGen/Thumb2/fir.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/longshift-const.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/longshift-demand.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll create mode 100644 llvm/test/CodeGen/Thumb2/shift_parts.ll create mode 100644 llvm/test/CodeGen/WebAssembly/simd-shift-unroll.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-cold.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-directjumps.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-eh.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-labels.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-list.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-listbb.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-parse.mir create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-print.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections.ll create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll create mode 100644 llvm/test/CodeGen/X86/stack-guard-oob.ll create mode 100644 llvm/test/DebugInfo/AArch64/dbgcall-site-float-entry-value.ll delete mode 100644 llvm/test/DebugInfo/AMDGPU/register-mapping.s create mode 100644 llvm/test/DebugInfo/MIR/X86/callsite-stack-value.mir delete mode 100644 llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll rename llvm/test/ExecutionEngine/JITLink/AArch64/{MachO_Arm64_relocations.s => Mac [...] create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_global_linke [...] create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_internal_lin [...] create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/MachO_linker_private_symbols.s create mode 100644 llvm/test/ExecutionEngine/OrcLazy/minimal-throw-catch.ll create mode 100644 llvm/test/MC/COFF/weak-name.s create mode 100644 llvm/test/MC/Mips/mips3d/valid.s delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-1.s delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-2.s delete mode 100644 llvm/test/MC/X86/align-branch-32-1a.s create mode 100644 llvm/test/MC/X86/align-branch-32-work.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1b.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1c.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1d.s delete mode 100644 llvm/test/MC/X86/align-branch-64-2a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-2b.s delete mode 100644 llvm/test/MC/X86/align-branch-64-2c.s delete mode 100644 llvm/test/MC/X86/align-branch-64-3a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-4a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-5a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-6a.s create mode 100644 llvm/test/MC/X86/align-branch-64-align.s rename llvm/test/MC/X86/{align-branch-64.s => align-branch-64-basic.s} (100%) rename llvm/test/MC/X86/{align-branch-64-7a.s => align-branch-64-bundle.s} (100%) create mode 100644 llvm/test/MC/X86/align-branch-64-fused.s create mode 100644 llvm/test/MC/X86/align-branch-64-general.s create mode 100644 llvm/test/MC/X86/align-branch-64-hardcode.s create mode 100644 llvm/test/MC/X86/align-branch-64-mixed.s create mode 100644 llvm/test/MC/X86/align-branch-64-necessary.s create mode 100644 llvm/test/MC/X86/align-branch-64-prefix.s create mode 100644 llvm/test/MC/X86/align-branch-64-relax-all.s create mode 100644 llvm/test/MC/X86/align-branch-64-section-size.s create mode 100644 llvm/test/MC/X86/align-branch-64-single.s rename llvm/test/{CodeGen => MC}/X86/align-branch-boundary-default.s (100%) create mode 100644 llvm/test/MC/X86/align-branch-variant-symbol.s create mode 100644 llvm/test/MC/X86/align-via-padding.s create mode 100644 llvm/test/MC/X86/prefix-padding-32.s create mode 100644 llvm/test/MC/X86/prefix-padding-64.s create mode 100644 llvm/test/MC/X86/relax-offset.s create mode 100644 llvm/test/TableGen/AsmPredicateCombining.td create mode 100644 llvm/test/TableGen/AsmPredicateCombiningRISCV.td create mode 100644 llvm/test/Transforms/Attributor/alwaysinline.ll create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/freeze-cmp.ll delete mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/freeze-icmp.ll create mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...] create mode 100644 llvm/test/Transforms/InstCombine/vscale_alloca.ll create mode 100644 llvm/test/Transforms/JumpThreading/ne-undef.ll create mode 100644 llvm/test/Transforms/LoopInterchange/lcssa-preheader.ll delete mode 100644 llvm/test/Transforms/ObjCARC/contract-max-bb-size.ll create mode 100644 llvm/test/Transforms/OpenMP/add_attributes.ll create mode 100644 llvm/test/Transforms/SCCP/binaryops-range-special-cases.ll create mode 100644 llvm/test/Transforms/SCCP/float-phis.ll create mode 100644 llvm/test/Transforms/SCCP/int-phis.ll create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-select.ll create mode 100644 llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll create mode 100644 llvm/test/Transforms/SCCP/pr45185-range-predinfo.ll create mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll create mode 100644 llvm/test/Transforms/SCCP/range-and.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/invalid_type.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/scalable-vector.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/PowerPC/prefer-fma.ll create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_expr_convert_generic.s delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32-fat.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32.s delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/mach-print-armv8crypto.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-arm64e.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-fat-arm-disasm.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-kextbundle.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-link-opt-hints.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-mrs.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread-arm64_32.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-symbolized-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-zerofill.s delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/plt.test delete mode 100644 llvm/test/tools/llvm-objdump/AMDGPU/source-lines.ll delete mode 100644 llvm/test/tools/llvm-objdump/ARM/it-nv.txt delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arch-armv7m-flag.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arm-and-thumb.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-data-in-code.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mattr-arm.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mcpu-arm.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-private-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-symbolized-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-v7m.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/mh_dylib_header.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/reg-names.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/unknown-instr.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-neg-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-neg-subfeature.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-neg-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/elf-aarch64-mapping-symbols. [...] rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/Inputs/source-lines.cl (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/AMDGPU/source-lines.ll rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/disassemble-code-data-mix.s (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/invalid-instruction.s (100%) copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/ELF}/ARM/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/unknown-instr.test create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5tej-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-neg-subfeatures.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subfeatures.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-neg-subfeature.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-subfeature.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/Inputs/source-interleave-hex [...] rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/source-interleave-hexagon.ll (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/disassemble-all.test (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/lit.local.cfg (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/PowerPC/branch-offset.s (100%) copy llvm/test/tools/llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/symbol-table.test delete mode 100644 llvm/test/tools/llvm-objdump/Inputs/common-symbol-elf rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.exe.macho-aarc [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.obj.macho-aarc [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64_32-fat.o (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64e.macho.yaml (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/fat.macho-armv7s-ar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.exe.macho-aar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.obj.macho-aar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/kextbundle.macho-aa [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/link-opt-hints.mach [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-armv8crypto.o [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-mrs.obj.macho [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/reloc-addend.obj.ma [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-aarch6 [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-arm64_ [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32-fat.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32.s copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/AArch64/lit.local. [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/mach-print-armv8crypto.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-arm64e.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-fat-arm-disasm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-kextbundle.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-link-opt-hints.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-mrs.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread-a [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread.test rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-private-headers.test (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-reloc-addend.test (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-symbolized-dis [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-zerofill.s rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/pc-rel-targets.test (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/data-in-code.macho-arm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/divs.macho-armv7s (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/fat-armv7m.o (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.exe.macho-arm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.obj.macho-arm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/mh_dylib_header.macho-a [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/reloc-half.obj.macho-ar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/thumb.armv7m (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arch-armv7m-flag.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arm-and-thumb.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/data-in-code.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/ARM/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mattr-arm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mcpu-arm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mh_dylib_header.test rename llvm/test/tools/llvm-objdump/{ARM/macho-nomcpu-armv7s.test => MachO/ARM/nom [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/private-headers.test rename llvm/test/tools/llvm-objdump/{ARM/macho-reloc-half.test => MachO/ARM/reloc- [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/symbolized-disassembly.test rename llvm/test/tools/llvm-objdump/{ARM/macho-symbolized-subtractor.test => MachO [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.exe.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.obj.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.exe.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.obj.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.exe.macho-x8 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.dylib-x8 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.macho-x8 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/codesig.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibLoadKinds.macho-x86 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibModInit.macho-x86_6 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibRoutines.macho-x86_ [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubClient.macho-x86 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubFramework.macho- [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubLibrary.macho-x8 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubUmbrella.macho-x [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/exeThread.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat.dwarf (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin.dwarf (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-i386 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.stripped.macho [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-i386 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello_cpp.exe.macho-x86_ [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/kextbundle.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/linkerOption.macho-x86_6 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-disassemble-stab-x [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-bind-entry (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-linker-com [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-reloc-sect [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-lib [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-multiple-text (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-preload-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal-archive. [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal.x86_64.i [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal64.x86_64 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/0000003 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/nofirst-symbol.macho-x86 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/note.macho-x86 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/objModInit.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stubbed.dylib.macho-x86_ [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/thread.macho-i386 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/truncated-section.dylib. [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/archive-headers.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/build-version.yaml create mode 100644 llvm/test/tools/llvm-objdump/MachO/cstring-dump.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/data-in-code.ll create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-no-leading-addr.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-symname.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-all.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-g-dsym.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-kextbundle.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stab.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stripped.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/dylib.test rename llvm/test/tools/llvm-objdump/{X86 => MachO}/hex-displacement.test (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/image-info.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/indirect-symbols.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist-nofollow.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist.test copy llvm/test/{Analysis/CostModel/X86 => tools/llvm-objdump/MachO}/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-i386.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-x86_64.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/literals.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/maccatalyst-build-version.yaml create mode 100644 llvm/test/tools/llvm-objdump/MachO/macho-objc-meta-data.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed-machos.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/nofirst-symbol-disassembly.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/nontext-disasm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/preload-relocations.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/print-thread.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-header.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-headers.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/relocations.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-contents.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-headers.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/section.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/stub-nosyms-disassembly.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/stubbed-dylib.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbol-table.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-disassembly.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor-i386.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/truncated-section.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/universal-x86_64.i386.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-archive-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-build-version.yaml delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-cstring-dump.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-data-in-code.ll delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-no-leading-addr.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-symname.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-all.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-g-dsym.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-kextbundle.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stab.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stripped.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dylib.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-image-info.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-indirect-symbols.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist-nofollow.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-i386.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-x86_64.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literals.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-maccatalyst-build-version.yaml delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nofirst-symbol-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nontext-disasm.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-objc-meta-data.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-preload-relocations.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-print-thread.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-header.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-relocations.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-contents.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-stub-nosyms-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbol-table.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor-i386.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-universal-x86_64.i386.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-unwind-info.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/malformed-machos.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/stubbed-dylib.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/truncated-section.test delete mode 100644 llvm/test/tools/llvm-objdump/common-symbol-elf.test delete mode 100644 llvm/test/tools/llvm-objdump/symbol-table-elf.test create mode 100644 llvm/test/tools/llvm-readobj/COFF/Inputs/has-cet.exe create mode 100644 llvm/test/tools/llvm-readobj/COFF/cetcompat.test delete mode 100755 llvm/test/tools/obj2yaml/Inputs/crt1.o delete mode 100644 llvm/test/tools/obj2yaml/missing_symtab.test create mode 100644 llvm/test/tools/obj2yaml/relocation-addend.yaml create mode 100644 llvm/test/tools/yaml2obj/ELF/program-header-address.yaml create mode 100644 llvm/test/tools/yaml2obj/ELF/relocation-addend.yaml create mode 100644 llvm/utils/gn/secondary/clang-tools-extra/clang-tidy/llvmlibc/BUILD.gn create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/does-not-succeed-with [...] create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/more-than-one-allow-r [...] create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/not-a-valid-integer.py create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/succeeds-within-limit.py create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/test.py create mode 100644 llvm/utils/lit/tests/allow-retries.py create mode 100644 mlir/cmake/modules/MLIRConfig.cmake.in create mode 100644 mlir/include/mlir/Conversion/StandardToStandard/StandardToStandard.h create mode 100644 mlir/include/mlir/Dialect/LLVMIR/Transforms/LegalizeForExport.h create mode 100644 mlir/include/mlir/Dialect/Quant/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h create mode 100644 mlir/include/mlir/Dialect/Quant/Passes.h create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.h create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.td create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOpsBase.td create mode 100644 mlir/include/mlir/Dialect/Quant/QuantTypes.h create mode 100644 mlir/include/mlir/Dialect/Quant/QuantizeUtils.h create mode 100644 mlir/include/mlir/Dialect/Quant/UniformSupport.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/CMakeLists.txt delete mode 100644 mlir/include/mlir/Dialect/QuantOps/FakeQuantSupport.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/Passes.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.td delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantPredicates.td delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantTypes.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/UniformSupport.h create mode 100644 mlir/include/mlir/Dialect/SPIRV/SPIRVAttributes.h create mode 100644 mlir/include/mlir/Dialect/Vector/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Builders.h create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.h create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.td rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorTransformPatterns.td (100%) create mode 100644 mlir/include/mlir/Dialect/Vector/VectorTransforms.h create mode 100644 mlir/include/mlir/Dialect/Vector/VectorUtils.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/CMakeLists.txt delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Builders.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Intrinsics.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorOps.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorOps.td delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorTransforms.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorUtils.h create mode 100644 mlir/include/mlir/Interfaces/DerivedAttributeOpInterface.h create mode 100644 mlir/include/mlir/Interfaces/DerivedAttributeOpInterface.td create mode 100644 mlir/include/mlir/Interfaces/LoopLikeInterface.h create mode 100644 mlir/include/mlir/Interfaces/LoopLikeInterface.td delete mode 100644 mlir/include/mlir/Transforms/CMakeLists.txt delete mode 100644 mlir/include/mlir/Transforms/LoopLikeInterface.h delete mode 100644 mlir/include/mlir/Transforms/LoopLikeInterface.td delete mode 100644 mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRV.td create mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt create mode 100644 mlir/lib/Conversion/StandardToStandard/StandardToStandard.cpp create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/LegalizeForExport.cpp rename mlir/lib/Dialect/{QuantOps => Quant}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/Quant/IR/QuantOps.cpp create mode 100644 mlir/lib/Dialect/Quant/IR/QuantTypes.cpp rename mlir/lib/Dialect/{QuantOps => Quant}/IR/TypeDetail.h (100%) create mode 100644 mlir/lib/Dialect/Quant/IR/TypeParser.cpp create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertSimQuant.cpp create mode 100644 mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp create mode 100644 mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp create mode 100644 mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertConst.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertSimQuant.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/FakeQuantSupport.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp create mode 100644 mlir/lib/Dialect/SPIRV/SPIRVAttributes.cpp create mode 100644 mlir/lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp delete mode 100644 mlir/lib/Dialect/Shape/DialectRegistration.cpp create mode 100644 mlir/lib/Dialect/Shape/IR/Shape.cpp create mode 100644 mlir/lib/Dialect/Vector/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Vector/EDSC/Builders.cpp create mode 100644 mlir/lib/Dialect/Vector/VectorOps.cpp create mode 100644 mlir/lib/Dialect/Vector/VectorTransforms.cpp create mode 100644 mlir/lib/Dialect/Vector/VectorUtils.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/CMakeLists.txt delete mode 100644 mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/VectorOps.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/VectorTransforms.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/VectorUtils.cpp create mode 100644 mlir/lib/Interfaces/DerivedAttributeOpInterface.cpp create mode 100644 mlir/lib/Interfaces/LoopLikeInterface.cpp create mode 100644 mlir/test/Conversion/StandardToSPIRV/std-types-to-spirv.mlir create mode 100644 mlir/test/Dialect/LLVMIR/legalize-for-export.mlir rename mlir/test/Dialect/{QuantOps => Quant}/canonicalize.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-const.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-any-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-any.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform.mlir (100%) create mode 100644 mlir/test/Dialect/Quant/quant_region.mlir create mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-interface.mlir delete mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir create mode 100644 mlir/test/Dialect/SPIRV/Transforms/vce-deduction.mlir create mode 100644 mlir/test/Dialect/Shape/ops.mlir rename mlir/test/Dialect/{VectorOps => Vector}/canonicalize.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/invalid.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/ops.mlir (100%) create mode 100644 mlir/test/Dialect/Vector/vector-contract-transforms.mlir rename mlir/test/Dialect/{VectorOps => Vector}/vector-slices-transforms.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/vector-transforms.mlir (100%) delete mode 100644 mlir/test/Dialect/VectorOps/vector-contract-transforms.mlir create mode 100644 mlir/test/Transforms/inlining-dce.mlir create mode 100644 mlir/tools/mlir-tblgen/DialectGen.cpp delete mode 100644 mlir/tools/mlir-tblgen/ReferenceImplGen.cpp create mode 100644 mlir/unittests/Dialect/Quant/QuantizationUtilsTest.cpp delete mode 100644 mlir/unittests/Dialect/QuantOps/QuantizationUtilsTest.cpp create mode 100644 pstl/test/std/numerics/numeric.ops/scan.fail.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO updated (083d644d42 -> 649fdf039b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO in repository toolchain/ci/glibc. from 083d644d42 test-container: print errno when execvp fails adds b7176cc2af ldconfig: trace origin paths with -v adds 2de7fe6253 parse_tunables: Fix typo in comment adds dcf46d3fe5 nscd: add cache dumper adds 4315f45c93 manual: Fix inconsistent declaration of wcsrchr [BZ #24655] adds 28b4928b1b Fix nscd/cachedumper.c compile errors adds cbd1569904 nscd/cachedumper.c : fix whitespace adds 49348beafe Fix build with GCC 10 when long double = double. adds 1fabdb9908 x86: Remove ARCH_CET_LEGACY_BITMAP [BZ #25397] adds 649fdf039b oc_FR locale: Fix spelling of Thursday (bug 25639) No new revisions were added by this update. Summary of changes: elf/dl-tunables.c | 2 +- elf/ldconfig.c | 30 +- localedata/locales/oc_FR | 2 +- manual/string.texi | 2 +- math/Makefile | 122 +++++++ nscd/Makefile | 2 +- nscd/cachedumper.c | 375 +++++++++++++++++++++ nscd/nscd.c | 13 + nscd/nscd.h | 2 + sysdeps/unix/sysv/linux/x86/dl-cet.h | 20 -- sysdeps/unix/sysv/linux/x86/include/asm/prctl.h | 5 - sysdeps/x86/Makefile | 9 +- sysdeps/x86/dl-cet.c | 217 ++++-------- sysdeps/x86/dl-procruntime.c | 11 - sysdeps/x86/tst-cet-legacy-4.c | 19 +- sysdeps/x86/tst-cet-legacy-5.c | 3 +- sysdeps/x86/tst-cet-legacy-6.c | 3 +- .../x86/tst-cet-legacy-7.c | 26 +- .../tst-cet-legacy-8.c} | 50 ++- 19 files changed, 655 insertions(+), 258 deletions(-) create mode 100644 nscd/cachedumper.c copy elf/tst-filterobj.c => sysdeps/x86/tst-cet-legacy-7.c (65%) copy sysdeps/{powerpc/tst-cache-ppc-static-dlopen.c => x86/tst-cet-legacy-8.c} (53%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO updated (a0ae4cbe9d1 -> b5562f1187d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO in repository toolchain/ci/gcc. from a0ae4cbe9d1 maintainer-scripts: Fix jit documentation build with update [...] adds c56871dd15a maintainer-scripts: Fix up gcc_release without -l, where mk [...] adds daf2852b883 Support for the CPEN control register was removed in rev .5 [...] adds 4aded535ea6 Remove no-op register to register copies in CSE just like w [...] adds 54e69cb00da Daily bump. adds 82f620e2ba4 Fix unaligned load with small memcpy on the ARM adds 3e6ab5cefa8 Fix incorrect filling of delay slots in branchy code at -O2 adds dbf3dc75888 aarch64: Add --params to control the number of recip steps [...] adds fd8679974b2 i386: Use ix86_output_ssemov for DFmode TYPE_SSEMOV adds 7aa605c9d46 aarch64: Fix another bug in aarch64_add_offset_1 [PR94121] adds 43d513af3f2 [testsuite] Fix PR93935 to guard case under vect_hw_misalign adds 98ff89d1ac5 Do not strcat to result of getenv. adds 3604480a6fe tree-optimization/94163 constrain alignment set by PRE adds 80a13af724a c++: Redundant -Wdeprecated-declarations warning in build_o [...] adds 5c7e6d4bdf8 df: Don't abuse bb->aux (PR94148, PR94042) adds 9ae8bc02774 testsuite: Assorted x32 testsuite fixes adds f2e9fe5f97d PR c/94040 - ICE on a call to an invalid redeclaration of strftime adds 3b515f74841 Fix wrong year in ChangeLog. adds 45ee7a35f34 PR c/94040 - ICE on a call to an invalid redeclaration of strftime adds a4504f32c05 PR92303: Try to simplify memory subreg. adds db3fa3476e9 testsuite: Fix misquoted string in bfcvt-nosimd.c adds 5b74dd0a227 d/dmd: Merge upstream dmd e9420cfbf adds 5c048755ec9 analyzer: handle NOP_EXPR in get_lvalue [PR94099,PR94105] adds 50c96067c8e Fix UBSAN error, shifting 64 bit value by 64. adds 0034955eb16 Daily bump. adds 53b28abf8e4 Fix doubled indefinite articles, mostly in comments. adds 9a6408bd18f rs6000/test: Fix selector in fold-vec-mule-misc.c adds 6e5084b4401 libphobos: Merge upstream druntime 7915b6a3 adds c393c99d3dc c++: Fix CTAD with multiple-arg ctor template [93248]. adds b3b0c671cc3 c++: Find parameter pack in typedef in lambda [92909]. adds 3a285529ee3 c++: Fix ICE-after-error on partial spec [92068] adds 824722e45f8 i386: Use ix86_output_ssemov for DImode TYPE_SSEMOV adds 89769d70af2 Daily bump. adds 9c3cdb43c2b tree-nested: Fix handling of *reduction clauses with C arra [...] adds b408e010ccf driver: Fix redundant descriptions in options adds ced66da3135 coroutines: Fix indentation (NFC). adds 9d74caf21be i386: Use ix86_output_ssemov for SFmode TYPE_SSEMOV adds 5e5ce5371f6 Daily bump. adds e4e9a59105a Update post order number for merged SCC. adds 5ba25b2ef17 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167] adds 6d44c881286 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167] adds f2d3807f580 libphobos: Merge upstream druntime 6c45dd3a, phobos 68cc18adb. adds e41d4a0a567 d/dmd: Merge upstream dmd b061bd744 adds 5a3c42b227b i386: Use ix86_output_ssemov for SImode TYPE_SSEMOV adds 136fec1e27f x32 does not support MS ABI, skip testcases that require it. adds f19b40bd377 Fix ChangeLog formatting from my commit last friday. adds bc093503d74 libphobos: Reset libtool_VERSION to 1:0:0 adds 63c8f7d6a08 [ARM][GCC][1/x]: MVE ACLE intrinsics framework patch. adds c7be0832b54 [ARM][GCC][2/x]: MVE ACLE intrinsics framework patch. adds 5dee500b359 [ARM][GCC][3/x]: MVE ACLE intrinsics framework patch. adds f522810d2b5 [testsuite] Avoid duplicate test names in sizeless tests adds bae7b38cf8a Fix PR94185: Do not reuse insn alternative after changing m [...] adds c015ff8ccaf c: Handle MEM_REF in c_fully_fold* [PR94179] adds 447d196e75d d: Fix multiple definition error when using mixins and interfaces. adds c62f5e6e1f4 libstdc++: Add default constructor to net::service_already_ [...] adds 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...] adds b3f246f12b2 Daily bump. adds 950183c7741 Update gcc sv.po. adds 57e7ad5a8fd c++: Add test for PR 93901. adds ecf2b69a629 Filter a test-case with gas. adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...] adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187] adds fd857de8070 c: ignore initializers for elements of variable-size types [...] adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...] adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics. adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...] adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand. adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015] adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...] adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand. adds a475f153431 [ARM][GCC][4/1x]: MVE intrinsics with unary operand. adds 4be8cf77026 [ARM][GCC][1/2x]: MVE intrinsics with binary operands. adds 887085be635 c++: Fix access checks for __is_assignable and __is_constructible adds f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands. adds d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands. adds 33203b4c27d [ARM][GCC][4/2x]: MVE intrinsics with binary operands. adds f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands. adds 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands. adds e4596b66710 coroutines, testsuite: Fix single test execution. adds 1fef0148be4 Fix the ChangeLog after the __is_assignable/__is_constructible fix adds cf9c3bff39c aarch64: Fix bf16_v(ld|st)n.c failures for big-endian adds 58a703f0726 testsuite: Fix gcc.target/aarch64/advsimd-intrinsics/bfcvt- [...] adds cd0b7124273 c++: Fix parsing of invalid enum specifiers [PR90995] adds 046c58907ec c: Handle C_TYPE_INCOMPLETE_VARS even for ENUMERAL_TYPEs [PR94172] adds 2e30d3e3e88 testsuite: Fix g++.dg/debug/dwarf2/const2b.C target selector adds 3b2cc34369a Daily bump. adds 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...] adds 80616e5b7a5 c++: Fix comment typo. adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751] adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759] adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation adds 4da9288745d libgomp testsuite - disable long double for AMDGCN adds cb26919c857 aarch64: Treat p12-p15 as call-preserved in SVE PCS functions adds d91480dee93 aarch64: Fix SYMBOL_TINY_GOT handling for ILP32 [PR94201] adds d5029d45940 Fix up duplicated duplicated words in comments adds 1ba9acb11e3 middle-end/94206 fix memset folding to avoid types with padding adds 11cf25c40e3 PR c++/94147 - mangling of lambdas assigned to globals adds 5a80a6c3e5f amdgcn: Add cond_add/sub/and/ior/xor for all vector modes adds dbde9e2d595 amdgcn: Fix vector compare modes adds 07522ae90b5 libstdc++: Fix compilation with released versions of Clang adds e5de406f996 libstdc++ Fix compilation of <stop_token> with Clang adds 0db2cd17702 analyzer: tweaks to exploded_node ctor adds 7d9c107ab1e analyzer: introduce noop_region_model_context adds f665beeba62 analyzer: add test coverage for fixed ICE [PR94047] adds 884d9141112 analyzer: make summarized dumps more comprehensive adds 26cbcfe5fce Fix libgomp.oacc-fortran/atomic_capture-1.f90 adds 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands. adds e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands. adds db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands. adds 8eb3b6b9cf2 [ARM][GCC][2/4x]: MVE intrinsics with quaternary operands. adds f2170a379b0 [ARM][GCC][3/4x]: MVE intrinsics with quaternary operands. adds 532e9e2402a [ARM][GCC][4/4x]: MVE intrinsics with quaternary operands. adds 4ff68575991 [ARM][GCC][1/5x]: MVE store intrinsics. adds 535a8645bb8 [ARM][GCC][2/5x]: MVE load intrinsics. adds 405e918c314 [ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix. adds 429d607bc46 [ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix. adds bf1e3d5afa1 [ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byt [...] adds 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...] adds 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...] adds 7a5fffa5ed0 [ARM][GCC][8/5x]: Remaining MVE store intrinsics which stor [...] adds 3512dc0108a PR ipa/92799 - ICE on a weakref function definition followe [...] adds 529ea7d9596 Complete change to resolve pr90275. adds 07fe4af4d51 rs6000: Add back some w* constraints (PR91886) adds b3341826531 libstdc++: Fix is_trivially_constructible (PR 94033) adds b5562f1187d Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 5905 ++++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 65 + gcc/analyzer/diagnostic-manager.cc | 7 +- gcc/analyzer/engine.cc | 13 +- gcc/analyzer/exploded-graph.h | 7 +- gcc/analyzer/region-model.cc | 279 +- gcc/analyzer/region-model.h | 90 +- gcc/analyzer/sm-malloc.cc | 2 +- gcc/asan.c | 7 +- gcc/builtins.c | 22 +- gcc/c-family/ChangeLog | 9 + gcc/c-family/c-common.c | 2 +- gcc/c-family/c.opt | 22 +- gcc/c/ChangeLog | 30 + gcc/c/c-decl.c | 116 +- gcc/c/c-fold.c | 9 + gcc/c/c-tree.h | 12 +- gcc/c/c-typeck.c | 5 +- gcc/cfgexpand.c | 2 +- gcc/cgraphunit.c | 13 +- gcc/common.opt | 20 +- gcc/common/config/arm/arm-common.c | 3 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-sve.md | 2 +- gcc/config/aarch64/aarch64.c | 61 +- gcc/config/aarch64/aarch64.md | 22 +- gcc/config/aarch64/aarch64.opt | 9 + .../aarch64/falkor-tag-collision-avoidance.c | 2 +- gcc/config/aarch64/iterators.md | 3 +- gcc/config/arc/arc.c | 4 +- gcc/config/arc/arc.opt | 4 +- gcc/config/arm/aout.h | 6 +- gcc/config/arm/arm-builtins.c | 628 +- gcc/config/arm/arm-c.c | 10 + gcc/config/arm/arm-cpus.in | 14 +- gcc/config/arm/arm-protos.h | 3 +- gcc/config/arm/arm.c | 319 +- gcc/config/arm/arm.h | 69 +- gcc/config/arm/arm.md | 27 +- gcc/config/arm/arm_mve.h | 20640 +++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 817 + gcc/config/arm/constraints.md | 54 +- gcc/config/arm/iterators.md | 13 +- gcc/config/arm/mve.md | 9645 +++++++++ gcc/config/arm/neon.md | 22 +- gcc/config/arm/predicates.md | 46 +- gcc/config/arm/t-arm | 5 +- gcc/config/arm/t-rmprofile | 13 +- gcc/config/arm/thumb2.md | 2 +- gcc/config/arm/types.md | 18 +- gcc/config/arm/unspecs.md | 2 +- gcc/config/arm/vec-common.md | 41 +- gcc/config/arm/vfp.md | 129 +- gcc/config/cr16/cr16.opt | 2 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/gcn/gcn-run.c | 2 +- gcc/config/gcn/gcn-valu.md | 31 +- gcc/config/gcn/gcn.h | 4 + gcc/config/i386/i386-features.c | 2 +- gcc/config/i386/i386.c | 17 +- gcc/config/i386/i386.md | 126 +- gcc/config/i386/predicates.md | 5 - gcc/config/i386/x86-tune.def | 2 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32-md-auxiliary.c | 12 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/rs6000/constraints.md | 11 + gcc/config/rs6000/rs6000-c.c | 2 +- gcc/config/rs6000/rs6000-logue.c | 2 +- gcc/config/rs6000/rs6000-p8swap.c | 2 +- gcc/config/rs6000/rs6000-string.c | 2 +- gcc/config/rs6000/rs6000.c | 7 +- gcc/config/rx/rx.c | 1 - gcc/config/rx/rx.md | 1 - gcc/config/s390/s390.c | 2 +- gcc/cp/ChangeLog | 82 + gcc/cp/call.c | 5 + gcc/cp/constraint.cc | 8 +- gcc/cp/coroutines.cc | 12 +- gcc/cp/decl.c | 9 + gcc/cp/logic.cc | 10 +- gcc/cp/method.c | 4 +- gcc/cp/name-lookup.c | 2 +- gcc/cp/parser.c | 84 +- gcc/cp/pt.c | 38 +- gcc/cp/tree.c | 20 +- gcc/cse.c | 15 +- gcc/d/ChangeLog | 18 + gcc/d/d-target.cc | 2 +- gcc/d/decl.cc | 7 +- gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/attrib.c | 189 +- gcc/d/dmd/attrib.h | 9 +- gcc/d/dmd/cond.c | 333 +- gcc/d/dmd/cond.h | 5 +- gcc/d/dmd/cppmangle.c | 2 +- gcc/d/dmd/declaration.c | 9 + gcc/d/dmd/dinterpret.c | 4 + gcc/d/dmd/dmangle.c | 1 + gcc/d/dmd/dsymbol.c | 100 +- gcc/d/dmd/dsymbol.h | 2 + gcc/d/dmd/expression.c | 10 + gcc/d/dmd/expression.h | 2 + gcc/d/dmd/expressionsem.c | 27 +- gcc/d/dmd/func.c | 4 +- gcc/d/dmd/hdrgen.c | 68 +- gcc/d/dmd/iasmgcc.c | 30 +- gcc/d/dmd/init.c | 2 +- gcc/d/dmd/intrange.c | 2 +- gcc/d/dmd/json.c | 4 + gcc/d/dmd/mtype.c | 152 +- gcc/d/dmd/mtype.h | 18 + gcc/d/dmd/parse.c | 304 +- gcc/d/dmd/parse.h | 3 + gcc/d/dmd/scope.h | 3 +- gcc/d/dmd/statement.c | 120 + gcc/d/dmd/statement.h | 9 +- gcc/d/dmd/statementsem.c | 581 +- gcc/d/dmd/traits.c | 34 +- gcc/d/dmd/visitor.h | 4 + gcc/d/expr.cc | 2 +- gcc/d/types.cc | 10 +- gcc/df-core.c | 35 +- gcc/doc/invoke.texi | 11 + gcc/doc/tm.texi | 4 +- gcc/dwarf2out.c | 72 +- gcc/expmed.c | 55 +- gcc/fold-const.c | 7 +- gcc/fortran/ChangeLog | 20 + gcc/fortran/arith.c | 2 +- gcc/fortran/array.c | 2 +- gcc/fortran/class.c | 2 +- gcc/fortran/frontend-passes.c | 2 +- gcc/fortran/lang.opt | 2 +- gcc/fortran/module.c | 4 +- gcc/fortran/resolve.c | 2 +- gcc/fortran/trans-expr.c | 2 +- gcc/fortran/trans-types.c | 2 +- gcc/gimple-fold.c | 12 +- gcc/gimple-loop-versioning.cc | 2 +- gcc/gimple-ssa-sprintf.c | 6 +- gcc/gimple-ssa-store-merging.c | 2 +- gcc/gimple-ssa-warn-restrict.c | 4 +- gcc/hsa-common.c | 2 +- gcc/hsa-common.h | 2 +- gcc/input.c | 4 +- gcc/ipa-param-manipulation.h | 2 +- gcc/ipa-predicate.c | 2 +- gcc/ipa-prop.h | 2 +- gcc/ira-costs.c | 2 +- gcc/langhooks.h | 2 +- gcc/lra-spills.c | 21 +- gcc/lto-wrapper.c | 3 +- gcc/omp-grid.c | 2 +- gcc/optinfo-emit-json.cc | 2 +- gcc/po/ChangeLog | 4 + gcc/po/sv.po | 162 +- gcc/read-rtl-function.c | 6 +- gcc/reorg.c | 26 +- gcc/resource.c | 21 +- gcc/resource.h | 1 + gcc/rtl.c | 2 +- gcc/selftest.c | 2 +- gcc/shrink-wrap.c | 2 +- gcc/spellcheck.c | 2 +- gcc/target.def | 6 +- gcc/testsuite/ChangeLog | 2330 ++- .../c-c++-common/goacc/firstprivate-mappings-1.c | 12 +- gcc/testsuite/g++.dg/abi/lambda-vis.C | 23 + gcc/testsuite/g++.dg/abi/mangle74.C | 30 + .../g++.dg/coroutines/torture/coro-torture.exp | 14 +- gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 + .../g++.dg/cpp0x/lambda/lambda-variadic10.C | 12 + gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 + gcc/testsuite/g++.dg/cpp0x/variadic178.C | 6 + gcc/testsuite/g++.dg/cpp1z/class-deduction71.C | 6 + gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 + gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +- gcc/testsuite/g++.dg/diagnostic/pr67960-2.C | 13 + gcc/testsuite/g++.dg/diagnostic/pr67960.C | 13 + gcc/testsuite/g++.dg/ext/pr94197.C | 74 + .../g++.dg/goacc/firstprivate-mappings-1.C | 12 +- gcc/testsuite/g++.target/i386/pr94185.C | 33 + gcc/testsuite/gcc.c-torture/compile/20200313-1.c | 14 + gcc/testsuite/gcc.c-torture/compile/pr90275.c | 27 + gcc/testsuite/gcc.c-torture/compile/pr94179.c | 9 + .../gcc.dg/Wbuiltin-declaration-mismatch-12.c | 4 +- .../gcc.dg/Wbuiltin-declaration-mismatch-14.c | 77 + .../gcc.dg/Wbuiltin-declaration-mismatch-15.c | 56 + gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 + gcc/testsuite/gcc.dg/analyzer/pr94099.c | 27 + gcc/testsuite/gcc.dg/analyzer/pr94105.c | 3 + gcc/testsuite/gcc.dg/attr-weakref-5.c | 31 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 + gcc/testsuite/gcc.dg/lto/pr94157_0.c | 7 + gcc/testsuite/gcc.dg/pr62090.c | 2 + gcc/testsuite/gcc.dg/pr89314.c | 2 +- gcc/testsuite/gcc.dg/pr94015.c | 107 + gcc/testsuite/gcc.dg/pr94166.c | 24 + gcc/testsuite/gcc.dg/pr94167.c | 33 + gcc/testsuite/gcc.dg/pr94172-1.c | 12 + gcc/testsuite/gcc.dg/pr94172-2.c | 19 + gcc/testsuite/gcc.dg/pr94188.c | 10 + gcc/testsuite/gcc.dg/pr94189.c | 11 + gcc/testsuite/gcc.dg/torture/pr54261-1.c | 14 +- gcc/testsuite/gcc.dg/torture/pr94206.c | 17 + gcc/testsuite/gcc.dg/tree-ssa/pr94125.c | 41 + gcc/testsuite/gcc.dg/vect/bb-slp-over-widen-2.c | 2 +- gcc/testsuite/gcc.misc-tests/help.exp | 2 +- .../aarch64/advsimd-intrinsics/bfcvt-nosimd.c | 7 +- gcc/testsuite/gcc.target/aarch64/pr94201.c | 13 + .../aarch64/sve/acle/general-c/sizeless-1.c | 3 +- .../aarch64/sve/acle/general-c/sizeless-2.c | 3 +- .../gcc.target/aarch64/sve/acle/general/cpy_1.c | 4 + gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 6 + .../gcc.target/aarch64/sve/pcs/saves_1_be_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_be_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_4_be.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_4_le.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_5_be.c | 76 +- .../gcc.target/aarch64/sve/pcs/saves_5_le.c | 76 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1.c | 81 +- .../aarch64/sve/pcs/stack_clash_1_1024.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_128.c | 78 +- .../aarch64/sve/pcs/stack_clash_1_2048.c | 80 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_256.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_512.c | 82 +- .../aarch64/sve/pcs/stack_clash_2_1024.c | 66 +- .../aarch64/sve/pcs/stack_clash_2_2048.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_256.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_512.c | 66 +- gcc/testsuite/gcc.target/arm/multilib.exp | 3 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu3.c | 12 + .../gcc.target/arm/mve/intrinsics/mve_libcall1.c | 67 + .../gcc.target/arm/mve/intrinsics/mve_libcall2.c | 67 + .../arm/mve/intrinsics/mve_vector_float.c | 27 + .../arm/mve/intrinsics/mve_vector_float1.c | 31 + .../arm/mve/intrinsics/mve_vector_float2.c | 27 + .../gcc.target/arm/mve/intrinsics/mve_vector_int.c | 49 + .../arm/mve/intrinsics/mve_vector_int1.c | 54 + .../arm/mve/intrinsics/mve_vector_int2.c | 49 + .../arm/mve/intrinsics/mve_vector_uint.c | 49 + .../arm/mve/intrinsics/mve_vector_uint1.c | 54 + .../arm/mve/intrinsics/mve_vector_uint2.c | 49 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 22 + .../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vctp16q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp32q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp64q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp8q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 + .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 + .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 + .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 + .../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/veorq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 + .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 + .../vldrdq_gather_shifted_offset_z_s64.c | 22 + .../vldrdq_gather_shifted_offset_z_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 + .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 + .../vldrhq_gather_shifted_offset_z_f16.c | 22 + .../vldrhq_gather_shifted_offset_z_s16.c | 22 + .../vldrhq_gather_shifted_offset_z_s32.c | 22 + .../vldrhq_gather_shifted_offset_z_u16.c | 22 + .../vldrhq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 + .../vldrwq_gather_shifted_offset_z_f32.c | 22 + .../vldrwq_gather_shifted_offset_z_s32.c | 22 + .../vldrwq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 + .../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_s16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_p8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_s16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_p8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpnot.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 22 + .../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmullbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 22 + .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmulltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 22 + .../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 22 + .../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 22 + .../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 22 + .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 22 + .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 + .../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 22 + .../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 + .../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 + .../vstrdq_scatter_shifted_offset_p_s64.c | 22 + .../vstrdq_scatter_shifted_offset_p_u64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s32.c | 22 + .../vstrhq_scatter_shifted_offset_p_u16.c | 22 + .../vstrhq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_s32.c | 22 + .../vstrwq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 22 + gcc/testsuite/gcc.target/arm/mve/mve.exp | 47 + gcc/testsuite/gcc.target/i386/pr64409.c | 4 +- gcc/testsuite/gcc.target/i386/pr71958.c | 7 +- gcc/testsuite/gcc.target/i386/pr89229-4a.c | 16 + gcc/testsuite/gcc.target/i386/pr89229-4b.c | 7 + gcc/testsuite/gcc.target/i386/pr89229-4c.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-5a.c | 17 + gcc/testsuite/gcc.target/i386/pr89229-5b.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-5c.c | 7 + gcc/testsuite/gcc.target/i386/pr89229-6a.c | 16 + gcc/testsuite/gcc.target/i386/pr89229-6b.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-6c.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-7a.c | 17 + gcc/testsuite/gcc.target/i386/pr89229-7b.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-7c.c | 7 + gcc/testsuite/gcc.target/i386/pr90096.c | 2 +- .../gcc.target/powerpc/fold-vec-mule-misc.c | 2 +- gcc/testsuite/gdc.dg/asm1.d | 9 + gcc/testsuite/gdc.dg/asm5.d | 12 + gcc/testsuite/gdc.dg/imports/pr92216.d | 22 + gcc/testsuite/gdc.dg/pr92216.d | 13 + gcc/testsuite/gdc.dg/pr92309.d | 25 + gcc/testsuite/gdc.test/compilable/b12001.d | 9 + gcc/testsuite/gdc.test/compilable/json.d | 21 + gcc/testsuite/gdc.test/compilable/staticforeach.d | 842 + gcc/testsuite/gdc.test/compilable/test11169.d | 15 + gcc/testsuite/gdc.test/compilable/test17819.d | 17 + gcc/testsuite/gdc.test/compilable/test18871.d | 15 + gcc/testsuite/gdc.test/compilable/test7815.d | 65 + gcc/testsuite/gdc.test/compilable/test7886.d | 5 + gcc/testsuite/gdc.test/fail_compilation/e7804_1.d | 11 + gcc/testsuite/gdc.test/fail_compilation/e7804_2.d | 19 + .../gdc.test/fail_compilation/fail11169.d | 28 - .../gdc.test/fail_compilation/fail19182.d | 18 + .../gdc.test/fail_compilation/fail19336.d | 17 + .../gdc.test/fail_compilation/fail19520.d | 21 + gcc/testsuite/gdc.test/fail_compilation/fail2195.d | 18 + gcc/testsuite/gdc.test/fail_compilation/fail7815.d | 65 - gcc/testsuite/gdc.test/fail_compilation/fail7886.d | 5 - .../gdc.test/fail_compilation/staticforeach1.d | 13 + .../gdc.test/fail_compilation/staticforeach2.d | 13 + .../gdc.test/fail_compilation/staticforeach3.d | 7 + .../gdc.test/fail_compilation/test17307.d | 12 + .../gdc.test/fail_compilation/traits_alone.d | 10 + gcc/testsuite/gdc.test/runnable/arrayop.d | 3 +- gcc/testsuite/gdc.test/runnable/constfold.d | 18 +- gcc/testsuite/gdc.test/runnable/e7804.d | 179 + .../gdc.test/runnable/imports/template13478a.d | 5 +- gcc/testsuite/gdc.test/runnable/staticforeach.d | 45 + gcc/testsuite/gdc.test/runnable/test42.d | 60 +- gcc/testsuite/gdc.test/runnable/traits.d | 38 +- gcc/testsuite/lib/target-supports.exp | 45 +- gcc/tree-call-cdce.c | 2 +- gcc/tree-data-ref.c | 2 +- gcc/tree-inline.c | 4 +- gcc/tree-loop-distribution.c | 13 +- gcc/tree-nested.c | 37 +- gcc/tree-sra.c | 2 +- gcc/tree-ssa-dom.c | 11 +- gcc/tree-ssa-dse.c | 4 +- gcc/tree-ssa-forwprop.c | 11 +- gcc/tree-ssa-loop-im.c | 3 +- gcc/tree-ssa-loop-split.c | 2 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-pre.c | 3 +- gcc/tree-ssa-reassoc.c | 9 +- gcc/tree-ssa-strlen.c | 247 +- gcc/tree-ssa-strlen.h | 2 +- gcc/tree-vect-loop.c | 2 +- gcc/tree.c | 2 +- gcc/tree.def | 2 +- libgcc/ChangeLog | 4 + libgcc/config/arm/t-arm | 3 + libgomp/ChangeLog | 17 + libgomp/testsuite/libgomp.c/pr93566.c | 113 + .../libgomp.oacc-c++/firstprivate-mappings-1.C | 9 + .../firstprivate-mappings-1.c | 9 + .../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +- libphobos/ChangeLog | 8 + libphobos/Makefile.in | 2 +- libphobos/configure | 2 +- libphobos/configure.ac | 2 +- libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/Makefile.in | 2 +- libphobos/libdruntime/core/cpuid.d | 36 +- libphobos/libdruntime/core/stdc/errno.d | 328 + libphobos/libdruntime/core/stdc/fenv.d | 2 + libphobos/libdruntime/core/sys/posix/config.d | 8 +- libphobos/libdruntime/core/sys/posix/fcntl.d | 112 +- libphobos/libdruntime/core/sys/posix/semaphore.d | 4 +- libphobos/libdruntime/core/sys/posix/sys/socket.d | 62 +- libphobos/libdruntime/core/sys/posix/sys/stat.d | 236 +- libphobos/libdruntime/core/sys/posix/sys/types.d | 22 +- libphobos/src/MERGE | 2 +- libphobos/src/std/algorithm/iteration.d | 2 +- libphobos/src/std/math.d | 20 +- libstdc++-v3/ChangeLog | 54 + libstdc++-v3/include/bits/stl_algobase.h | 2 +- libstdc++-v3/include/bits/stream_iterator.h | 4 +- libstdc++-v3/include/bits/streambuf_iterator.h | 4 +- libstdc++-v3/include/experimental/executor | 235 +- libstdc++-v3/include/experimental/socket | 18 +- libstdc++-v3/include/std/stop_token | 12 + libstdc++-v3/include/std/type_traits | 70 +- libstdc++-v3/testsuite/20_util/bind/91371.cc | 2 +- .../testsuite/20_util/is_function/91371.cc | 2 +- .../20_util/is_member_function_pointer/91371.cc | 2 +- .../20_util/is_nothrow_constructible/94003.cc | 46 + libstdc++-v3/testsuite/20_util/is_object/91371.cc | 2 +- .../net/execution_context/make_service.cc | 36 + .../testsuite/experimental/net/executor/1.cc | 93 + maintainer-scripts/ChangeLog | 3 + maintainer-scripts/gcc_release | 2 +- 2194 files changed, 90154 insertions(+), 3044 deletions(-) create mode 100644 gcc/config/arm/arm_mve.h create mode 100644 gcc/config/arm/arm_mve_builtins.def create mode 100644 gcc/config/arm/mve.md create mode 100644 gcc/testsuite/g++.dg/abi/lambda-vis.C create mode 100644 gcc/testsuite/g++.dg/abi/mangle74.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum40.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-variadic10.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/variadic178.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction71.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr67960-2.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr67960.C create mode 100644 gcc/testsuite/g++.dg/ext/pr94197.C create mode 100644 gcc/testsuite/g++.target/i386/pr94185.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/20200313-1.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr90275.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr94179.c create mode 100644 gcc/testsuite/gcc.dg/Wbuiltin-declaration-mismatch-14.c create mode 100644 gcc/testsuite/gcc.dg/Wbuiltin-declaration-mismatch-15.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94047.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94099.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94105.c create mode 100644 gcc/testsuite/gcc.dg/attr-weakref-5.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr94157_0.c create mode 100644 gcc/testsuite/gcc.dg/pr94015.c create mode 100644 gcc/testsuite/gcc.dg/pr94166.c create mode 100644 gcc/testsuite/gcc.dg/pr94167.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-1.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94188.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr94206.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr94125.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94201.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpnot.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve.exp create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7c.c create mode 100644 gcc/testsuite/gdc.dg/asm5.d create mode 100644 gcc/testsuite/gdc.dg/imports/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92309.d create mode 100644 gcc/testsuite/gdc.test/compilable/b12001.d create mode 100644 gcc/testsuite/gdc.test/compilable/staticforeach.d create mode 100644 gcc/testsuite/gdc.test/compilable/test17819.d create mode 100644 gcc/testsuite/gdc.test/compilable/test18871.d create mode 100644 gcc/testsuite/gdc.test/compilable/test7815.d create mode 100644 gcc/testsuite/gdc.test/compilable/test7886.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/e7804_1.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/e7804_2.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail11169.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19182.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19336.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19520.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail2195.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail7815.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail7886.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach1.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach2.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach3.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test17307.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/traits_alone.d create mode 100644 gcc/testsuite/gdc.test/runnable/e7804.d create mode 100644 gcc/testsuite/gdc.test/runnable/staticforeach.d create mode 100644 libgomp/testsuite/libgomp.c/pr93566.c create mode 100644 libstdc++-v3/testsuite/20_util/is_nothrow_constructible/94003.cc create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...] create mode 100644 libstdc++-v3/testsuite/experimental/net/executor/1.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO updated (7a20f753ef -> d8c8b84859)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO in repository toolchain/ci/binutils-gdb. from 7a20f753ef sim: ppc: netbsd: Sync signal names with NetBSD 9.99.49 adds 8dd8e1c722 Remove use of deprecated core functions (in NetBSD/ARM) adds 4d696a5c68 gdb/selftest.m4: ensure $development is set adds db6878ac55 Move sourcing of development.sh to GDB_AC_COMMON adds 74cd3f9d7e Don't include selftests objects in build when unit tests are [...] adds 272cd5a31e Move gdb/selftest.m4 to gdbsupport/selftest.m4 adds 40310f30a5 gdb: make gdb.arch/amd64-disp-step-avx.exp actually test dis [...] adds 3f512721a8 gdb: use foreach_with_prefix in gdb.base/break-interp.exp adds 64f251023b Fix CORE_ADDR size assertion in symfile-mem.c adds 53807e9f3d Don't use sprintf_vma for CORE_ADDR adds 227031b2bf Cast to bfd_vma in arm-tdep.c adds 9a665d6226 Fix gdbserver build when intl already built adds 213291361b Change gdbsupport not to rely on BFD adds 4635ff9753 Change gdbserver to use existing gdbsupport adds 6ba0a32103 Remove deprecated core file functions adds 301b21e0df [gdb/testsuite] Fix check-read1 FAIL in gdb.tui/corefile-run.exp adds 49ba92c0a6 [gdb/testsuite] Fix mi-sym-info.exp matching FAILs adds fd486f32d1 asan: more readelf leaks adds 502794d432 Fix several mix up between octets and bytes in ELF program headers adds 666318230c Fix several mix up between octets and bytes in ELF program headers adds 96c7f87394 [gdb/symtab] Fix partial unit psymtabs adds 1673df3278 x86-64: correct mis-named X86_64_0D enumerator adds 015ec493d8 Recognize aarch64 PT_GETREGS and PT_GETFPREGS notes on NetBSD adds 66d1f7cc12 gas, arm: PR25660L Fix vadd/vsub with lt and le condition co [...] adds 2e9145ace2 [gdb/testsuite] Fix mi-sym-info.exp matching FAILs (2) adds 2d61316c32 [gdb/testsuite] Fix buffer full errors in gdb.mi/mi-sym-info.exp adds 74e10d1742 x86: Check static link of dynamic objects adds abf874aafe Add support for non-contiguous memory regions adds 9fcbd8a90a Register NT_NETBSDCORE_AUXV (NetBSD-Core) adds 06d949ec31 Implement NT_NETBSDCORE_LWPSTATUS (NetBSD-Core) adds 1b83d09cd5 gdb/testsuite: Remove paths and make test names unique adds ce3acbe9fa Use scoped_value_mark in value_print adds b0c26e99f5 Refactor val_print and common_val_print adds c2a44efee1 Introduce common_val_print_checked adds 3444c526a3 Use common_val_print in infcmd.c adds a6e05a6c3a Use common_val_print in mi-main.c adds 040f66bd2d Use common_val_print in riscv-tdep.c adds 72a45c9384 Use common_val_print in f-valprint.c adds 410cf31501 Use common_val_print in cp-valprint.c adds a1f6a07c3d Use common_val_print in c-valprint.c adds 2b4e573d62 Introduce la_value_print_inner adds 156bfec999 Introduce generic_value_print adds 4f9ae81013 Introduce value_print_scalar_formatted adds 4dba70eee1 Two simple uses of value_print_scalar_formatted adds d121c6ce89 Introduce value_print_array_elements adds 7fe471e9ae Simplify c_val_print_array adds 1e592a8ae0 Make pascal_object_print_value_fields static adds 6218219002 Introduce c_value_print_inner adds 62c4663d3c Introduce m2_value_print_inner adds c0941be613 Introduce pascal_value_print_inner adds 24051bbe84 Introduce f_value_print_innner adds 26792ee034 Introduce ada_value_print_inner adds 5f56f7cbd2 Convert Rust printing to value-based API adds 23b0f06be4 Convert Go printing to value-based API adds d133c3e1a8 Convert D printing to value-based API adds 59fcdac646 Convert Modula-2 printing to value-based API adds 6a95a1f58d Convert Fortran printing to value-based API adds 64d64d3a76 Rewrite pascal_value_print_inner adds 07a328583d Convert Pascal to value-based API adds abc66ce95e Initial rewrite of generic_value_print adds 2a5b130bcb Introduce generic_value_print_ptr adds 40f3ce189e Fix generic_val_print_enum for value-based printing adds 65786af626 Remove generic_val_print_flags adds 4112d2e602 Simplify generic_val_print_func adds 6dde752183 Introduce generic_value_print_bool adds fdddfccba1 Introduce generic_value_print_int adds 3eec3b05b9 Introduce generic_value_print_char adds f535400886 Simplify generic_val_print_float adds 4f412b6e31 Introduce generic_value_print_complex adds 5083623134 Rewrite c_value_print_inner adds da3e2c2923 Introduce c_value_print_ptr adds 2faac269d5 Introduce c_value_print_int adds ce80b8bd37 Introduce c_value_print_memberptr adds 6999f067c1 Introduce c_value_print_array adds 64b653ca70 Introduce cp_print_value_fields and c_value_print_struct adds fbf54e7554 Introduce cp_print_value adds 5b5e15ecdd Rewrite ada_value_print_inner adds 416595d640 Introduce ada_value_print_ptr adds b9fa6e0798 Rewrite ada_value_print_1 floating point case adds 39ef85a896 Introduce ada_value_print_num adds 2e088f8b6e Convert ada_val_print_ref to value-based API adds 0337112903 Convert ada_value_print to value-based API adds b59eac3732 Introduce ada_value_print_array adds 3a916a9757 Change print_field_values to use value-based API adds 42331a1ea2 Change extension language pretty-printers to use value API adds 426a9c18dd Remove val_print adds 48e81d7f63 BFD_FAKE_SECTIONS formatting adds 02a8180e6f non-contiguous elf test adds f761cb13a9 asan: readelf: memory leaks adds 780f96aed2 readelf large memory allocation adds 09546b56ed [gdb/testsuite] Fix FAIL in gdb.base/printcmds.exp adds 2ac70237d2 [gdb/testsuite] Fix unrecognized debug output level 'stateme [...] adds 1bd6175ae7 Re: asan: more readelf leaks adds 8b5d0a4f6f Include netbsd-core.lo for all arm/mips NetBSD targets adds 25567eeece Define _KERNTYPES in vax-bsd-nat.c adds 52feded778 Define _KERNTYPES in ppc-nbsd-nat.c adds 8110f842bc Define _KERNTYPES in mips-nbsd-nat.c adds d5be5fa420 Inherit vax_bsd_nat_target from nbsd_nat_target adds 1275307303 Add explicit cast to fix build of vax-bsd-nat.c adds 6227b330d5 Add support for threads in vax_bsd_nat_target adds 013f99f035 Add support for NetBSD threads in x86-bsd-nat.c adds 6018d381a0 Inherit arm_netbsd_nat_target from nbsd_nat_target adds 75c56d3d12 Add support for NetBSD threads in arm-nbsd-nat.c adds 54c4382534 [gdb/testsuite] Fix check-read1 FAIL in attach-many-short-li [...] adds 2190cf067b Define _KERNTYPES in alpha-bsd-nat.c adds 4fed520be2 Inherit alpha_netbsd_nat_target from nbsd_nat_target adds 66eaca97eb Remove unused code from alpha-bsd-nat.c adds 6def66f140 Add support for NetBSD threads in alpha-bsd-nat.c adds f90280caf5 Define _KERNTYPES in m68k-bsd-nat.c adds 01a801176e Inherit m68k_bsd_nat_target from nbsd_nat_target adds bc10778499 m68k: bsd: Change type from char * to gdb_byte * adds 154151a6e3 Add support for NetBSD threads in m68k-bsd-nat.c adds ab44624cea [gdb/testsuite] Fix check-read1 FAILs in mi-fortran-modules.exp adds 3293bbaffa Add C parser support for "restrict" and "_Atomic" adds eaeaf44cfd [gdb/testsuite] Fix check-read1 FAIL with gdb.base/maint.exp adds 6b9374f1e0 [gdb/testsuite] Fix solib-list.exp test-case for exec with d [...] adds 7bac4137d7 asan: alpha-vms: null dereference adds 60e63c3e97 ubsan: shift exponent 70 is too large adds 28d1356774 asan: readelf leak in hppa_process_unwind adds 4b3ecb3b91 PR25675: SIGSEGV in bfd_octets_per_byte adds 2f89101fe8 [gdb/testsuite] Add cache_verify option for gdb_caching_procs adds cb9b645d3e gdb: recognize 64 bits Windows executables as Cygwin osabi adds fe4b2ee65c gdb: move enum gdb_osabi to osabi.h adds 053205cc40 gdb: add Windows OS ABI adds 7a1998dffb gdb: rename i386-cygwin-tdep.c to i386-windows-tdep.c adds 5982a56ab9 gdb: rename content of i386-windows-tdep.c, cygwin to windows adds 8db5243724 gdb: select "Cygwin" OS ABI for Cygwin binaries adds 30efb6c7af gdb: define builtin long type to be 64 bits on amd64 Cygwin adds 67430cd00a Fix dwarf2_name caching bug adds 817a758576 arc: Migrate to new target features adds 771dd3a88b Initialize base_value in pascal_object_print_value adds 7325b16ba4 [gdb/testsuite] Give up after consecutive timeouts in comple [...] adds 589902954d [gdb] Skip imports of c++ CUs adds a2ecbe9fb7 Rewrite nbsd_nat_target::pid_to_exec_file to sysctl(3) adds 9e38d61910 Include missing header to get missing declarations adds 946ffddcae Automatic date update in version.in adds 9809762324 Inherit sh_nbsd_nat_target from nbsd_nat_target adds a225c9a869 Add support for NetBSD threads in sh-nbsd-nat.c adds ecbbbdba71 Remove a double free in the BFD library triggered when parsi [...] adds 68e52bc7ec Fix a small set of Z80 problems. adds 327ef784ba Replace a couple of assertions in the BFD library that can b [...] adds d3c3c54293 Fix PR number in previous delta adds 2108a63a5a Add support for NetBSD threads in sparc-nat.c adds fe64b263e0 Automatic date update in version.in adds 5ccd2fb722 Rename the read symbol to xread adds d3e2a5e85d Include <alloca.h> conditionally adds 1c0aa1fbb2 Add support for NetBSD threads in amd64-bsd-nat.c adds fb516a6913 Add support for NetBSD threads in i386-bsd-nat.c adds 5a82b8a12b Namespace the reg class to avoid clashes with OS headers adds 53215f214c Non-contiguous memory regions support: Avoid calls to abort adds ac4bf06ca2 Fix seg-fault in strip when copying a file containing corrup [...] adds aef397a154 Non-contiguous memory regions support: Fix testcases after p [...] adds a9933ccf46 [gdb/testsuite] Add test-case gdb.dwarf2/break-inline-psymtab.exp adds cdf236890c Automatic date update in version.in adds 645ba68105 setup_archive parameter mismatch adds b966f55ffa Invalid read in process_netbsd_elf_note adds 1cb7d8b1af readelf leak in process_archive adds 81a65eb338 Don't use bfd.h in binutils/elfcomm.c adds effc14f54c Additional c99 elfxx-riscv.c fix adds d8c8b84859 [gdb/testsuite] Fix gdb.opt/inline-locals.exp KFAILs No new revisions were added by this update. Summary of changes: ChangeLog | 15 + Makefile.def | 5 +- Makefile.in | 5 +- bfd/ChangeLog | 162 +++ bfd/bfd-in2.h | 29 +- bfd/bfd.c | 5 +- bfd/configure | 4 +- bfd/configure.ac | 4 +- bfd/ecoff.c | 6 +- bfd/elf-bfd.h | 2 +- bfd/elf-linker-x86.h | 6 + bfd/elf.c | 357 ++++-- bfd/elf32-arm.c | 8 + bfd/elf32-csky.c | 8 + bfd/elf32-hppa.c | 27 + bfd/elf32-m68hc11.c | 8 + bfd/elf32-m68hc12.c | 8 + bfd/elf32-metag.c | 12 +- bfd/elf32-nios2.c | 11 + bfd/elf64-ppc.c | 38 + bfd/elfcode.h | 28 +- bfd/elflink.c | 55 +- bfd/elfnn-aarch64.c | 14 +- bfd/elfxx-riscv.c | 3 +- bfd/elfxx-x86.c | 17 + bfd/merge.c | 22 +- bfd/section.c | 31 +- bfd/version.h | 2 +- bfd/vms-alpha.c | 38 +- binutils/ChangeLog | 75 ++ binutils/elfcomm.c | 68 +- binutils/elfcomm.h | 6 +- binutils/elfedit.c | 14 +- binutils/readelf.c | 501 ++++---- binutils/unwind-ia64.c | 21 +- gas/ChangeLog | 39 + gas/config/tc-arm.c | 15 +- gas/config/tc-z80.c | 131 +- gas/config/tc-z80.h | 3 + gas/testsuite/gas/arm/mve-vaddsub-it-bad.d | 6 + gas/testsuite/gas/arm/mve-vaddsub-it-bad.l | 7 + gas/testsuite/gas/arm/mve-vaddsub-it-bad.s | 11 + gas/testsuite/gas/arm/mve-vaddsub-it.d | 23 + gas/testsuite/gas/arm/mve-vaddsub-it.s | 17 + gas/testsuite/gas/arm/nomve-vaddsub-it.d | 24 + gas/testsuite/gas/z80/colonless.d | 12 +- gas/testsuite/gas/z80/colonless.s | 4 + gas/testsuite/gas/z80/ez80_adl_all.d | 8 +- gas/testsuite/gas/z80/ez80_unsup_regs.d | 34 + gas/testsuite/gas/z80/ez80_z80_all.d | 8 +- gas/testsuite/gas/z80/gbz80_unsup_regs.d | 45 + gas/testsuite/gas/z80/r800_unsup_regs.d | 35 + gas/testsuite/gas/z80/unsup_regs.s | 71 ++ gas/testsuite/gas/z80/z180_unsup_regs.d | 39 + gas/testsuite/gas/z80/z80.exp | 87 +- gas/testsuite/gas/z80/z80_strict_unsup_regs.d | 39 + gas/testsuite/gas/z80/z80_unsup_regs.d | 34 + gas/testsuite/gas/z80/z80n_unsup_regs.d | 34 + gdb/ChangeLog | 804 ++++++++++++ gdb/Makefile.in | 16 +- gdb/acinclude.m4 | 2 +- gdb/ada-lang.c | 2 +- gdb/ada-lang.h | 8 +- gdb/ada-valprint.c | 297 ++--- gdb/alpha-bsd-nat.c | 63 +- gdb/amd64-bsd-nat.c | 48 +- gdb/amd64-windows-tdep.c | 41 +- gdb/arc-tdep.c | 59 +- gdb/arc-tdep.h | 4 + gdb/arch/arc.c | 58 + gdb/arch/arc.h | 48 + gdb/arm-nbsd-nat.c | 154 +-- gdb/arm-nbsd-tdep.c | 75 +- .../gdb.mi/mi-sym-info-2.c => arm-nbsd-tdep.h} | 34 +- gdb/arm-tdep.c | 4 +- gdb/breakpoint.c | 5 +- gdb/c-exp.y | 56 +- gdb/c-lang.c | 8 +- gdb/c-lang.h | 20 +- gdb/c-typeprint.c | 27 +- gdb/c-valprint.c | 268 ++-- gdb/configure | 18 +- gdb/configure.ac | 7 +- gdb/configure.tgt | 12 +- gdb/corelow.c | 170 +-- gdb/cp-valprint.c | 141 +-- gdb/d-lang.c | 2 +- gdb/d-lang.h | 10 +- gdb/d-valprint.c | 22 +- gdb/defs.h | 31 - gdb/disasm-selftests.c | 5 - gdb/dwarf2/read.c | 40 +- gdb/dwarf2/read.h | 6 + gdb/extension-priv.h | 17 +- gdb/extension.c | 19 +- gdb/extension.h | 6 +- gdb/f-lang.c | 2 +- gdb/f-lang.h | 9 +- gdb/f-valprint.c | 62 +- gdb/features/Makefile | 6 +- gdb/features/arc-arcompact.c | 74 -- gdb/features/arc-arcompact.xml | 85 -- gdb/features/arc-v2.c | 78 -- gdb/features/arc-v2.xml | 92 -- gdb/features/arc/aux-arcompact.c | 31 + gdb/features/arc/aux-arcompact.xml | 28 + gdb/features/arc/aux-v2.c | 35 + gdb/features/arc/aux-v2.xml | 32 + gdb/features/arc/core-arcompact.c | 47 + gdb/features/arc/core-arcompact.xml | 58 + gdb/features/arc/core-v2.c | 47 + gdb/features/arc/core-v2.xml | 61 + gdb/gdbarch-selftests.c | 4 - gdb/gdbarch.h | 1 + gdb/gdbarch.sh | 1 + gdb/gdbcore.h | 68 - gdb/go-lang.c | 2 +- gdb/go-lang.h | 10 +- gdb/go-valprint.c | 16 +- gdb/guile/guile-internal.h | 5 +- gdb/guile/scm-pretty-print.c | 16 +- gdb/guile/scm-value.c | 18 + gdb/i386-bsd-nat.c | 63 +- gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} | 45 +- gdb/infcmd.c | 12 +- gdb/language.c | 14 +- gdb/language.h | 25 +- gdb/m2-lang.c | 2 +- gdb/m2-lang.h | 8 +- gdb/m2-valprint.c | 95 +- gdb/m68k-bsd-nat.c | 27 +- gdb/mi/mi-main.c | 4 +- gdb/mips-nbsd-nat.c | 2 + gdb/mips-tdep.c | 5 +- gdb/nbsd-nat.c | 22 +- gdb/objc-lang.c | 2 +- gdb/opencl-lang.c | 2 +- gdb/osabi.c | 1 + gdb/osabi.h | 32 + gdb/p-lang.c | 2 +- gdb/p-lang.h | 16 +- gdb/p-valprint.c | 161 +-- gdb/ppc-nbsd-nat.c | 2 + gdb/printcmd.c | 5 +- gdb/psymtab.c | 44 +- gdb/psymtab.h | 6 + gdb/python/py-prettyprint.c | 17 +- gdb/python/py-value.c | 21 + gdb/python/python-internal.h | 5 +- gdb/regformats/regdef.h | 4 + gdb/remote.c | 12 +- gdb/riscv-tdep.c | 12 +- gdb/rust-lang.c | 120 +- gdb/sh-nbsd-nat.c | 11 +- gdb/sparc-nat.c | 50 +- gdb/stack.c | 2 +- gdb/symfile-mem.c | 2 +- gdb/target-descriptions.c | 3 +- gdb/testsuite/ChangeLog | 103 ++ gdb/testsuite/gdb.arch/amd64-disp-step-avx.S | 5 + gdb/testsuite/gdb.arch/amd64-disp-step-avx.exp | 8 +- gdb/testsuite/gdb.base/break-interp.exp | 286 ++--- gdb/testsuite/gdb.base/cvexpr.exp | 11 + gdb/testsuite/gdb.base/maint.exp | 45 +- gdb/testsuite/gdb.base/printcmds.c | 3 + gdb/testsuite/gdb.base/printcmds.exp | 3 + gdb/testsuite/gdb.cp/step-and-next-inline.exp | 4 + .../break-inline-psymtab-2.c} | 30 +- .../break-inline-psymtab.c} | 29 +- gdb/testsuite/gdb.dwarf2/break-inline-psymtab.exp | 36 + gdb/testsuite/gdb.dwarf2/imported-unit.exp | 13 + gdb/testsuite/gdb.mi/mi-fortran-modules.exp | 116 +- gdb/testsuite/gdb.mi/mi-sym-info-2.c | 5 + gdb/testsuite/gdb.mi/mi-sym-info.exp | 190 ++- gdb/testsuite/gdb.opt/inline-locals.exp | 26 +- gdb/testsuite/gdb.server/solib-list.exp | 17 +- .../attach-many-short-lived-threads.exp | 16 +- .../gdb.tui/tui-layout-asm-short-prog.exp | 2 +- gdb/testsuite/gdb.tui/tui-layout-asm.exp | 2 +- gdb/testsuite/lib/cache.exp | 37 +- gdb/testsuite/lib/completion-support.exp | 27 +- gdb/testsuite/lib/gdb.exp | 11 + gdb/testsuite/lib/tuiterm.exp | 15 +- gdb/type-stack.c | 76 +- gdb/type-stack.h | 2 + gdb/user-regs.c | 21 +- gdb/valprint.c | 457 +++---- gdb/valprint.h | 50 +- gdb/value.h | 7 - gdb/vax-bsd-nat.c | 17 +- gdb/windows-tdep.c | 99 ++ gdb/windows-tdep.h | 6 + gdb/x86-bsd-nat.c | 20 +- gdbserver/ChangeLog | 44 + gdbserver/Makefile.in | 100 +- gdbserver/acinclude.m4 | 5 +- gdbserver/config.in | 4 + gdbserver/configure | 1308 +++++++++++--------- gdbserver/configure.ac | 16 +- gdbserver/regcache.cc | 2 +- gdbserver/tdesc.cc | 2 +- gdbserver/tdesc.h | 2 +- gdbsupport/ChangeLog | 25 + gdbsupport/Makefile.in | 3 +- gdbsupport/acinclude.m4 | 2 +- gdbsupport/common-defs.h | 18 +- gdbsupport/common-types.h | 32 +- gdbsupport/common.m4 | 3 + gdbsupport/configure | 14 +- gdbsupport/configure.ac | 3 - {gdb => gdbsupport}/selftest.m4 | 7 +- include/ChangeLog | 28 + include/bfdlink.h | 12 +- include/elf/common.h | 2 + include/elf/internal.h | 30 +- ld/ChangeLog | 75 ++ ld/NEWS | 3 + ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/static.sh | 12 + ld/emultempl/armelf.em | 3 +- ld/emultempl/elf-x86.em | 1 + ld/emultempl/xtensaelf.em | 4 + ld/ld.texi | 42 + ld/ldexp.c | 3 +- ld/ldlang.c | 139 ++- ld/ldlex.h | 2 + ld/lexsup.c | 10 + ld/testsuite/ld-arm/arm-elf.exp | 7 + ld/testsuite/ld-arm/non-contiguous-arm.d | 4 + ld/testsuite/ld-arm/non-contiguous-arm.ld | 34 + ld/testsuite/ld-arm/non-contiguous-arm.s | 35 + ld/testsuite/ld-arm/non-contiguous-arm2.d | 77 ++ ld/testsuite/ld-arm/non-contiguous-arm2.ld | 33 + ld/testsuite/ld-arm/non-contiguous-arm3.d | 83 ++ ld/testsuite/ld-arm/non-contiguous-arm3.ld | 33 + ld/testsuite/ld-arm/non-contiguous-arm4.d | 4 + ld/testsuite/ld-arm/non-contiguous-arm4.ld | 34 + ld/testsuite/ld-arm/non-contiguous-arm5.d | 77 ++ ld/testsuite/ld-arm/non-contiguous-arm5.ld | 34 + ld/testsuite/ld-arm/non-contiguous-arm6.d | 77 ++ ld/testsuite/ld-arm/non-contiguous-arm6.ld | 33 + ld/testsuite/ld-elf/linux-x86.exp | 33 +- ld/testsuite/ld-elf/non-contiguous.d | 28 + ld/testsuite/ld-elf/non-contiguous.ld | 47 + ld/testsuite/ld-elf/non-contiguous.s | 21 + ld/testsuite/ld-elf/pr24920.err | 1 + ld/testsuite/ld-powerpc/non-contiguous-powerpc.d | 5 + ld/testsuite/ld-powerpc/non-contiguous-powerpc.ld | 22 + ld/testsuite/ld-powerpc/non-contiguous-powerpc.s | 8 + ld/testsuite/ld-powerpc/non-contiguous-powerpc64.d | 5 + ld/testsuite/ld-powerpc/powerpc.exp | 3 + opcodes/ChangeLog | 10 + opcodes/i386-dis.c | 6 +- opcodes/z80-dis.c | 27 +- 256 files changed, 7207 insertions(+), 4020 deletions(-) create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.d create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.l create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.s create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it.d create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it.s create mode 100644 gas/testsuite/gas/arm/nomve-vaddsub-it.d create mode 100644 gas/testsuite/gas/z80/ez80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/gbz80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/r800_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/unsup_regs.s create mode 100644 gas/testsuite/gas/z80/z180_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80_strict_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80n_unsup_regs.d create mode 100644 gdb/arch/arc.c create mode 100644 gdb/arch/arc.h copy gdb/{testsuite/gdb.mi/mi-sym-info-2.c => arm-nbsd-tdep.h} (65%) delete mode 100644 gdb/features/arc-arcompact.c delete mode 100644 gdb/features/arc-arcompact.xml delete mode 100644 gdb/features/arc-v2.c delete mode 100644 gdb/features/arc-v2.xml create mode 100644 gdb/features/arc/aux-arcompact.c create mode 100644 gdb/features/arc/aux-arcompact.xml create mode 100644 gdb/features/arc/aux-v2.c create mode 100644 gdb/features/arc/aux-v2.xml create mode 100644 gdb/features/arc/core-arcompact.c create mode 100644 gdb/features/arc/core-arcompact.xml create mode 100644 gdb/features/arc/core-v2.c create mode 100644 gdb/features/arc/core-v2.xml rename gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} (83%) copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.dwarf2/break-inline-psymtab-2.c} (63%) copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.dwarf2/break-inline-psymtab.c} (63%) create mode 100644 gdb/testsuite/gdb.dwarf2/break-inline-psymtab.exp rename {gdb => gdbsupport}/selftest.m4 (84%) create mode 100644 ld/emulparams/static.sh create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.s create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm2.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm2.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm3.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm3.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm4.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm4.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm5.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm5.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm6.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm6.ld create mode 100644 ld/testsuite/ld-elf/non-contiguous.d create mode 100644 ld/testsuite/ld-elf/non-contiguous.ld create mode 100644 ld/testsuite/ld-elf/non-contiguous.s create mode 100644 ld/testsuite/ld-elf/pr24920.err create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.d create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.ld create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.s create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc64.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO updated (3071cddae -> c4700a185)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os_LTO in repository toolchain/ci/base-artifacts. discards 3071cddae 2: update: binutils-gcc-glibc-llvm: 1 new c4700a185 2: update: binutils-gcc-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (3071cddae) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 193 +- 02-prepare_abe/console.log | 348 +- 03-build_abe-binutils/console.log | 10793 +- 04-build_abe-stage1/console.log | 20148 ++-- 05-build_abe-linux/console.log | 288 +- 06-build_abe-glibc/console.log | 38647 +++--- 07-build_abe-stage2/console.log | 45027 ++++--- 08-build_llvm-true/console.log | 12838 +- 10-benchmark--Os_LTO_mthumb/benchmark-start.log | 2 +- 10-benchmark--Os_LTO_mthumb/benchmark.log | 23 +- 10-benchmark--Os_LTO_mthumb/console.log | 261 +- 11-check_regression/console.log | 72 +- 11-check_regression/results-0.csv | 128 +- 11-check_regression/results-1.csv | 128 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-full.csv | 132 +- 11-check_regression/results.csv | 46 +- 11-check_regression/results.log | 3004 +- 12-update_baseline/console.log | 2469 +- 12-update_baseline/results-1.csv | 128 +- 12-update_baseline/results-brief.csv | 36 +- 12-update_baseline/results-full.csv | 128 +- 12-update_baseline/results.csv | 44 +- 12-update_baseline/results.log | 2184 +- console.log | 131394 ++++++++++----------- jenkins/manifest.sh | 24 +- results | 2 +- results_id | 2 +- 28 files changed, 133924 insertions(+), 134603 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan updated (9a532a94e35 -> 883465f79e7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan in repository toolchain/ci/gcc. from 9a532a94e35 Daily bump. adds 62960ccdefe [testsuite] Fix PR94023 to guard case under vect_hw_misalign adds 05409a1edd8 [testsuite] Fix PR94019 to check vector char when vect_hw_misalign adds 5de0dc84c75 tailcall: Fix up process_assignment [PR94001] adds d2a810ee83e inliner: Copy DECL_BY_REFERENCE in copy_decl_to_var [PR93888] adds e0d6777cda9 print-rtl: Fix printing of CONST_STRING in DEBUG_INSNs [PR93399] adds 2fd27691f21 ldist: Further fixes for -ftrapv [PR94114] adds 343c467ccdc dfp: Fix decimal_to_binary [PR94111] adds a644079a702 aarch64: Fix ICE in aarch64_add_offset_1 [PR94121] adds f1125cf88ac pdp11: Fix handling of common (local and global) vars [PR94134] adds a545ffafa38 tree-dse: Fix mem* head trimming if call has lhs [PR94130] adds 9a8af207d7d doc: Fix up ASM_OUTPUT_ALIGNED_DECL_LOCAL description adds 3739894d0cf maintainer-scripts: Fix up gcc_release without -l, where mk [...] adds c2f836c413b aarch64: Fix another bug in aarch64_add_offset_1 [PR94121] adds a8fc40fd551 tree-nested: Fix handling of *reduction clauses with C arra [...] adds 378e830538a tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167] adds 65de83595fa expand: Don't depend on warning flags in code generation of [...] adds c78b41b23b3 Daily bump. adds 883465f79e7 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 82 ++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/builtins.c | 22 +++-- gcc/config/aarch64/aarch64.c | 5 +- gcc/config/pdp11/pdp11.c | 3 +- gcc/dfp.c | 10 ++- gcc/doc/tm.texi | 6 +- gcc/doc/tm.texi.in | 6 +- gcc/print-rtl.c | 4 +- gcc/testsuite/ChangeLog | 61 +++++++++++++ gcc/testsuite/g++.dg/guality/pr93888.C | 24 ++++++ gcc/testsuite/gcc.c-torture/execute/pr94130.c | 16 ++++ gcc/testsuite/gcc.c-torture/execute/pr94134.c | 14 +++ gcc/testsuite/gcc.dg/dfp/pr94111.c | 12 +++ gcc/testsuite/gcc.dg/pr93399.c | 17 ++++ gcc/testsuite/gcc.dg/pr94001.c | 11 +++ gcc/testsuite/gcc.dg/pr94114.c | 13 +++ gcc/testsuite/gcc.dg/pr94121.c | 16 ++++ gcc/testsuite/gcc.dg/pr94167.c | 33 ++++++++ gcc/testsuite/gcc.dg/pr94189.c | 11 +++ gcc/testsuite/gcc.dg/vect/slp-perm-12.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-over-widen-17.c | 5 +- gcc/tree-inline.c | 5 +- gcc/tree-loop-distribution.c | 6 +- gcc/tree-nested.c | 37 ++++++-- gcc/tree-pretty-print.c | 5 +- gcc/tree-pretty-print.h | 1 + gcc/tree-ssa-dse.c | 22 +++-- gcc/tree-tailcall.c | 3 +- libgomp/ChangeLog | 8 ++ libgomp/testsuite/libgomp.c/pr93566.c | 113 +++++++++++++++++++++++++ maintainer-scripts/ChangeLog | 8 ++ maintainer-scripts/gcc_release | 2 +- 33 files changed, 534 insertions(+), 51 deletions(-) create mode 100644 gcc/testsuite/g++.dg/guality/pr93888.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr94130.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr94134.c create mode 100644 gcc/testsuite/gcc.dg/dfp/pr94111.c create mode 100644 gcc/testsuite/gcc.dg/pr93399.c create mode 100644 gcc/testsuite/gcc.dg/pr94001.c create mode 100644 gcc/testsuite/gcc.dg/pr94114.c create mode 100644 gcc/testsuite/gcc.dg/pr94121.c create mode 100644 gcc/testsuite/gcc.dg/pr94167.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 libgomp/testsuite/libgomp.c/pr93566.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan updated (6d578464e -> 3a34f0abe)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan in repository toolchain/ci/base-artifacts. discards 6d578464e 0: update: gcc-9a532a94e35008869dafc0e70301f1cff9700f20: 1 new 3a34f0abe 0: update: gcc-883465f79e71e401c15caff7c318ea8541fa8401: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (6d578464e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 66 +- 02-prepare_abe/console.log | 426 +- 03-build_abe-bootstrap_ubsan/console.log | 70738 ++++++++++++++-------------- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 2 +- console.log | 71234 ++++++++++++++--------------- jenkins/manifest.sh | 10 +- regressions.txt | 20 +- 8 files changed, 71247 insertions(+), 71251 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (98f29f5638f -> 4e3d3e40726)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/gcc. from 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...] adds 80616e5b7a5 c++: Fix comment typo. adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751] adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759] adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 24 +++++++++ gcc/asan.c | 5 +- gcc/cp/ChangeLog | 6 +++ gcc/cp/constraint.cc | 2 +- gcc/cp/decl.c | 9 ++++ gcc/dwarf2out.c | 70 +++++++++++++++----------- gcc/fold-const.c | 7 ++- gcc/gimple-fold.c | 4 +- gcc/testsuite/ChangeLog | 10 ++++ gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 ++++ gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 +++ gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 +++ gcc/testsuite/gcc.dg/pr94188.c | 10 ++++ gcc/tree-ssa-dom.c | 9 ++-- gcc/tree-ssa-forwprop.c | 11 ++-- gcc/tree-ssa-loop-im.c | 3 +- gcc/tree-ssa-strlen.c | 3 +- 17 files changed, 148 insertions(+), 48 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94188.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (c22d9b0d9 -> 4e9c15214)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. from c22d9b0d9 0: update: binutils-cdf236890ce1a8f44d24841d888728f9feb38c44: all new 4e9c15214 1: reset: gcc-4e3d3e40726e1b68bf52fa205c68495124ea60b8: 18453 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 185 +- 02-prepare_abe/console.log | 380 +- 03-build_abe-binutils/console.log | 11256 +++++----- 04-build_abe-stage1/console.log | 19833 +++++++++--------- 05-build_linux/console.log | 6864 ++++--- 06-boot_linux/console.log | 8 - 07-check_regression/console.log | 77 +- 07-check_regression/trigger-bisect | 3 + 08-update_baseline/console.log | 25 +- console.log | 38682 ++++++++++++++++++----------------- jenkins/manifest.sh | 10 +- regressions.txt | 13 +- reset-baseline | 0 results | 4 +- 14 files changed, 39074 insertions(+), 38266 deletions(-) delete mode 100644 06-boot_linux/console.log create mode 100644 07-check_regression/trigger-bisect create mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits March 2020