The AXI write burst length is set to 0xF in TMC_AXICTL register in the TMC ETR driver.
Definition in coresight-tmc.h #define TMC_AXICTL_WR_BURST_16 0xF00
Marvell CN10K chip uses Coresight SoC-600 IP. Since write burst length field is implementation defined, the maximum value supported by our chip is 0x7.
We could not find a way to figure out the maximum supported value through any of the ETR registers. So can you please recommend a way to choose the value 0x7 without affecting other silicons ?
We could add a new AXI burst size property into the DT/ACPI description of the ETR, and the driver could use that, and fall back to 16 if not supplied.
Another option is to have the system firmware configure the ETR's AXI burst length at boot time (and possibly other system-level configuration) and then set a flag in DT/ACPI to tell the Linux ETR driver not to override it. Do you have the option of configuring the ETR from firmware, or is Linux going to be the first thing that touches it?
Al
With Regards, Tanmay _______________________________________________ CoreSight mailing list CoreSight@lists.linaro.org https://lists.linaro.org/mailman/listinfo/coresight