- linaro-toolchain - lists.linaro.org

by Yvan Roux

== Issues == * none == Progress == * LRA on AArch32: o TCWG-343 : Make LRA the default for the ARM backend (0/10) - Stop progress on this card, will close it when FSF 4.9 will be released. o TCWG-345 : Analyse performance of LRA for ARM. (4/10) - Spec2K figures on Cortex-a15 Analysis. - re-run benchs in console mode chrubuntu without ASLR + perf tool * Backports review: (2/10) o Start to prepare cortex-a53 backports review * Misc: o Various meetings and slideware (4/10). - Linaro and internal ones. == Next == - continue cortex-a53 review - some backports to do. - continue on TCWG-345

11 years, 9 months

1
0
0 0

[ACTIVITY] 17 - 21 March 2014

by Will Newton

== Progress == * Worked on getting eglibc git mirror back up and running * Released eglibc 2.19 2014.04 * Respin of glibc aarch64 setcontext patches * Respin of ld aarch64 RELASZ patch * Tidied up, rebased and committed ARM ld pointer equality patch * Work on resurrecting glibc benchmark result graphing script * Holiday on Friday == Issues == * Couple of hours power outage on Monday == Plan == * Get outstanding glibc and binutils patches committed * Reorganise JIRA cards for malloc work * glibc benchmarking -- Will Newton Toolchain Working Group, Linaro

11 years, 9 months

1
0
0 0

[ACTIVITY] 17 - 21 March 2014

by Omair Javaid

== Progress == * Add support for fork/vfork/exec events/catchpoints in remote gdbserver [TCWG-263] [4/10] -- Debugged catchpoint code and reviewed gdbserver implementation for events. -- Still require a lot of code understanding before actual implementation can start. * Wrote a script that takes two gdb build trees and configuration arguments to test them in native, remote-native and remote-target configurations [TCWG-96] [3/10] * Laptop OS re-install [1/10] * GDB open cards issues review [1/10] * Sick half day off on Friday [1/10] == Plan == * Complete work on TCWG-96. -- Write a script that tests gdb in remote-native configuration using ssh. -- Integrate all testing scripts and test them. -- Update wiki page with updated scripts and how to use them. * Monday Day Off: Pakistan Day 23rd March public holiday roll over.

11 years, 9 months

1
0
0 0

[Weekly] 17-21 MAR 2014

by Kugan

== Progress == CARD-1210 - optimizing prologue/epilogue With -fomit-frame-pointer (4/10) - regression tested the patch and fixed issues - Dropping the patch and closing the card as it has been worked on at arm. TCWG-15 - zero/sign extension elimination for crc (3/10) - Looked at crc and looked at the other optimizations listed in card 440. - Improved the local patch to remove the missing optimization TCWG-413 - Running spec2006 with aarch64 (3/10) - Built and set-up spec2006. - Ran into to some compile time and run time errors == Plan == Continue with zero/sign extension elimination Start looking at literal pool merging

11 years, 9 months

1
0
0 0

Subject: [Weekly] 17-21 MAR 2014

by Michael Collison

== This week == Merged all backports related to a53 support and successfully built arm and aarch64 cross compilers: 202333 - [AArch64, ARM] Introduce "mrs" type attribute. 202334 - [AArch64] Use neon_<ldm,stm>_2 where appropriate as "type". 202448 - [AArch64] Prevent generic pipeline description from dominating other pipeline descriptions. 202560 - set "type" attribute properly in arm_cmpsi_insn, cleanup 203241 - Cortex-a53 use Cortex tuning 203611 – 203621 – Neon types Parts 1 to 10 204575 - [ARM, AArch64] Make aarch-common.c files more robust. 205050 - [ARM] Add missing type attribute to zero_extend on arm 204782 - [AArch64] [-mtune cleanup 2/5] Tune for Cortex-A53 by default. 204784 - [AArch64] [-mtune cleanup 4/5] Remove "example-1", "example-2" tuning options. 204852 - [AArch64] Remove simd_type 205014 - [AArch64] Remove v8type attribute. 205105 - [AArch64] Remove "mode", "mode2" attributes 204783 - [AArch64] [-mtune cleanup 3/5] [Temporary] When asked to tune for Cortex-A57, tune for Cortex-A15 == Next week == Test a53 support Backport vectorization bug == Future ==

11 years, 9 months

1
0
0 0

[ACTIVITY] Week 12

by Zhenqiang Chen

== Issues == * None == Progress == * Identify a missing instruction pattern which blocks fcsel optimization. A patch was sent out for community review. [2/10, TCWG-309] * Identify a ICE when handling dwarf-info in ARM backend when testing shrink-wrap. A fix was committed to trunk. [2/10] * Rebase and test the shrink-wrap codes for APCS_FRAME. [5/10] * Prepare Linaro toolchain 2014.03 binaries release [1/10]. * Investigate CRC improvement chances. == Plans == * Create a prebuilt sysroot based on Linaro eglibc-2014.04. * Continue on shrink-wrap.

11 years, 9 months

1
0
0 0

[ACTIVITY] Week 12

by Renato Golin

== Progress == * AArch64 (TCWG-387) - Implemented simple C sin/cos functions for sphereflake - AArch64 builds, passes check-all and test-suite - Closed Jira task * IAS (TCWG-377) - Updated release notes - IAS build, passes check-all, test-suite and compiles other large codebases - Closed Jira task * EHABI (TCWG-124) - Updated release notes - EHABI builds, passes check-all, test-suite - Waiting for last patch to go to close the Jira task * Compiler-RT (TCWG-125) - Re-testing with current trunk+RT, all pass - Next step, libunwind (not ready yet) * Background - Patch review, etc - Studying TableGen, writing some docs (http://llvm.org/docs/TableGen/) - Proposing changes to debug/EH unwind function attributes in IR - Changing Zorg to not submit LNT reports by default (avoids bot breakage) - Planning LLVM+Linux involvement as next big task * Time - CARD-862 8/10 - Others 2/10 == Plan == * Continue pushing __builtin___clear_cache and -fno-unwind-tables upstream * Implement the Clang part of __builtin___clear_cache and update the docs * Try to add LLVM/Clang to cbuildv2 * Start merging libunwind from libc++ to Compiler-RT and test it on ARM * Get the kernel task started with the LLVMLinux guys

11 years, 9 months

1
0
0 0

New -fstack-protector-strong flag

by Diane Holt

Are there plans to offer this flag in an upcoming version of the Linaro toolchain? Thanks, Diane

11 years, 9 months

2
1
0 0

-Bsymbolic breaks PMF comparison under ARM

by Giuseppe D'Angelo

Hello, the attached program changes the output from "true" to "false" when the -Bsymbolic / -Bsymbolic-functions options are passed to GCC. This happens on ARM -- on x86-64 output is always "true". The program involves a comparison, within a shared library, of a PMF defined inside the shared library itself with the same PMF passed by the application. At this stage I still don't know if it's a GCC problem, a ld.so problem, ABI constraints, undefined behaviour, or whatnot; but any help is appreciated. Compile with: > g++ -fPIC -shared -Wall -o libshared.so -Wl,-Bsymbolic shared.cpp > g++ -fPIE -Wall -o main main.cpp -L. -lshared (The long story is that Qt 5 is taking PMFs in its public API, and the comparison failing inside of Qt shared libraries is breaking code on ARM, as -Bsymbolic is set by default there.) Thanks, -- Giuseppe D'Angelo | giuseppe.dangelo(a)kdab.com | Software Engineer KDAB (UK) Ltd., a KDAB Group company Tel. UK +44-1738-450410, Sweden (HQ) +46-563-540090 KDAB - Qt Experts - Platform-independent software solutions

11 years, 9 months

2
6
0 0

[ACTIVITY] Week 11

by Yvan Roux

On vacation the whole week == Issues == * none == Progress == * Released Linaro GCC 4.8-2014.03 * Raised loop optimization regression on 4.9 - http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60482 - quickly fixed by Jakub == Next == * Backports reviews * AArch32 LRA

11 years, 9 months

1
0
0 0

[ACTIVITY] 10 - 14 March 2014

by Will Newton

== Progress == * Off Monday after travelling back from Connect * Catching up on email and post-Connect admin * Released Linaro binutils 2.24.0 2014.03 * Submitted aarch64 setcontext patches upstream * Submitted a patch for ld RELASZ issue * Looked into eglibc svn mirroring == Issues == * None == Plan == * Resolve eglibc mirror situation -- Will Newton Toolchain Working Group, Linaro

11 years, 9 months

1
0
0 0

[ACTIVITY] 10 - 14 March 2014

by Omair Javaid

== Progress == * Get started with Aarch64 GDB testing and development process using foundation model. [6/10] [CARD-1115] -- Figured out steps for running gdb in remote mode using foundation model. -- Wrote a wiki page with steps on development process, still in progress. -- Completed a gdb testsuite run and made a comparison with arm gdb. -- All new testsuite results will be available on gdb wiki page. -- Setup aarch64 gdb remote debugging. * Updates to GDB pages on wiki.linaro.org [TCWG-96] [2/10] -- Added pages containing test scripts and gdb testing tips -- Added page containing current gdb testsuite results in various configurations * Add support for fork/vfork/exec events/catchpoints in remote gdbserver [TCWG-263] [1/10] -- GDB code review for task break down, still in progress. * Fix network and internet problems [1/10] == Plan == * Arm v8 reverse debugging support.[CARD-1115] -- Provide card update and deliverable list. -- Implement reverse debugging infrastructure for aarch64 gdb. * Add support for fork/vfork/exec events/catchpoints in remote gdbserver [TCWG-263] -- GDB code review for task break down, still in progress. * Update and cleanup gdb wiki pages on wiki.linaro.org * All open gdb card review and update.

11 years, 9 months

1
0
0 0

[Activity] March 10-14 (2014)

by Venkataramanan Kumar

== Progress == * Went through few Linaro Connect - LCA14 slides and videos . * Restarted upstream discussions on writing machine descriptions for stack smashing. Working on submitting patches again as per Marcus suggestions. * Installed "CPU2006" in foundation model running open embedded image and tried running 403.gcc benchmark. * Tried buiding QEMU for aarch64 on ubuntu 12.04,2. I am getting segment fault on using -L <library path >. Need to debug further. * PGO runs: GCC boot strap failed when libjava building at stage3. Need to have re-look further. Issue may be missing package in opembedded image on foundation model. Misc ------ Attended some Internal meetings. == Plan == * Continue machine descriptions for stack smashing work. * Work on using QEMU for running gcc test suites * Restart PGO bootstrap failure investigations

11 years, 9 months

1
0
0 0

[ACTIVITY] Week 11

by Zhenqiang Chen

== Issues == * None == Progress == * Validate R/M toolchain 4.8 q1 update release. * Try Cross-Native build based on Linaro crosstool-ng. * Handle conditional compare in ifcvt.c to make ccmp and csel work together. * Read document about FCMP/FCCMP and investigate on how to generate FCCMP instructions: - The tree representation of UNORDERED compare (UNLT, etc) can not fit into current framework to handle CCMP. - For LT, LE, GT and GE, the compiler will generate FCMPE instruction, which can not be the first compare of CCMP. - For NE, EQ, it is easy to handle them based on previous patches. == Plan == * Continue on ccmp performance tuning.

11 years, 9 months

1
0
0 0

[ACTIVITY] Week 11

by Kugan

== Progress == 4 Day week (10/03/2014 - Public holiday) https://cards.linaro.org/browse/CARD-1210 (6/10) - Implemented patch to fix it and bootstrapped gcc - Regression testing pending https://support.linaro.org/tickets/727 (2/10) - Looks like a tool-chain bug - Looking into it https://bugs.launchpad.net/gcc-linaro/+bug/1270789 - Addressing review comments == Plan == - Benchmark CRC with the patches - Set-up AARCH64 qemu system - Start with VRP patches

11 years, 9 months

1
0
0 0

[Weekly] 10-14 MAR 2014

by Michael Collison

== This week == Completed the following backports related to a53 support: 201375 - Insn classification refactoring 7/n Factor out "type" attribute 201376 - Insn classification refactoring 7/n Factor out common scheduling dependency routines (done) 201399 - Insn classification unification 1/n Define "type" attrib for all patterns (done) 201400 - Share the a53 pipeline description between arm and aarch64 backends 201436 - Insn classification unification 4/N load/store types 202272 - [AArch64, AArch32][Insn classification refactoring 6/N] Remove "neon_type" attribute 202291 - [AARCH64][Insn classification unification 3/N] ALU/shift types 202292 - [AArch64] Fix categorisation of the frecp* insns. 202323 - [Patch ARM] Add "type" attribute to Everything! 202328 - [ARM,AARCH64] Insn type reclassification. Split f_cvt type. 202329 - [Patch ARM AARCH64] Split "type" attributes: fdiv 202330 - [Patch AArch64] Fix types for some multiply instructions. 202331 - [AArch64, ARM] Rename the FCPYS type to FMOV 202332 - [AArch64, ARM] Use "multiple" for type, where more than one instruction is used for a move == Next week == Complete remaining backports for a53 support and complete builds for arm and aarch64. == Future == -- Michael Collison Linaro Toolchain Working Group michael.collison(a)linaro.org

11 years, 9 months

1
0
0 0

[ANNOUNCE] Linaro GCC 4.8 2014.03 released

by Yvan Roux

The Linaro Toolchain Working Group is pleased to announce the 2014.03 engineering release of Linaro GCC 4.8. As announced at Linaro Connect USA 2013 Linaro GCC is moving to a pattern of quarterly stable releases, with engineering releases in the intervening months. This is the second engineering release. The next stable release will be the 2014.04 release. Linaro GCC 4.8 2014.03 is the twelfth release in the 4.8 series. Based off the latest GCC 4.8.3+svn208264 release, it includes performance improvements and bug fixes. Interesting changes include: * Updates to GCC 4.8.3+svn208264 The source tarball is available from: http://releases.linaro.org/14.03/components/toolchain/gcc-linaro/4.8 Downloads are available from the Linaro Releases website: http://www.linaro.org/downloads/ More information on the features and issues are available from the release page: https://launchpad.net/gcc-linaro/4.8/4.8-2014.03 Mailing list: http://lists.linaro.org/mailman/listinfo/linaro-toolchain Bugs: https://bugs.launchpad.net/gcc-linaro/ Questions? https://ask.linaro.org/ Interested in commercial support? Inquire at support(a)linaro.org ~

11 years, 9 months

1
0
0 0

[ACTIVITY] Week 11

by Renato Golin

== Progress == * Ill until Thusrday due to Chinese food allergy/intolerance/poisoning - Seems I'm not the only one... * EHABI - Adding a few more EH tests to test-suite - Integration with ARM compiler better handled by ARM - Plugging -fno-unwind-tables to disable EH tables in ARM * Android - Implementing __builtin___clear_cache in LLVM - Need to add parsing to Clang later, and docs to LangRef * AArch64 - Tested a "fix" on sphereflake, didn't work - Seems the problem is the sin() results on glibc variants - We might need to round the result a bit shorter to make it work everywhere * Time - CARD-862 8/10 - Others 2/10 == Plan == * Continue ___builtin__clear_cache implementation * Continue RT and AArch64 test-suite investigation

11 years, 9 months

1
0
0 0

build errors

by JustinGuo＠via-alliance.com

Dear Linaro toolchain support team: I am Justin Guo from S3 graphics Inc. I am studying linaro's big-little codes and is using TC2 Platform. I used ./linaro_kernel_build_cmds.sh to build kernel, I got no problem when I set CONFIG_DEBUG_INFO=y to build for kernel. However, When I trace kernel, the traced line in source code level is jumping up/down, so I tried to turn off the optimization. After modified Makefile as below to turn off optimization: ifdef CONFIG_CC_OPTIMIZE_FOR_SIZE KBUILD_CFLAGS += -Os $(call cc-disable-warning,maybe-uninitialized,) else KBUILD_CFLAGS += -O0 endif I got errors when build linaro kernel for TC2: root@ubuntu:/home/justinguo/linaro/1309# ./linaro_kernel_build_cmds.sh Directory linaro-kernel exists. If the kernel code exists in this directory you may continue without cloning the git repository for the kernel. Are you sure you want to do this? (y/n) y M Makefile HEAD is now at dafe325... Merge branch 'linux-linaro-lsk' into linux-linaro-lsk-android % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 100 57281 100 57281 0 0 90703 0 --:--:-- --:--:-- --:--:-- 188k Using /home/justinguo/linaro/1309/linaro-kernel as source for kernel GEN /home/justinguo/linaro/1309/linaro-kernel/out/Makefile CHK include/generated/uapi/linux/version.h CHK include/generated/utsrelease.h UPD include/generated/utsrelease.h make[2]: `include/generated/mach-types.h' is up to date. CC kernel/bounds.s GEN include/generated/bounds.h CC arch/arm/kernel/asm-offsets.s GEN include/generated/asm-offsets.h CALL /home/justinguo/linaro/1309/linaro-kernel/scripts/checksyscalls.sh CC scripts/mod/empty.o MKELF scripts/mod/elfconfig.h CC scripts/mod/devicetable-offsets.s GEN scripts/mod/devicetable-offsets.h HOSTCC scripts/mod/file2alias.o HOSTCC scripts/mod/modpost.o HOSTCC scripts/mod/sumversion.o HOSTLD scripts/mod/modpost CC init/main.o CHK include/generated/compile.h CC init/version.o CC init/do_mounts.o CC init/do_mounts_rd.o CC init/do_mounts_initrd.o LD init/mounts.o CC init/initramfs.o CC init/calibrate.o CC init/init_task.o LD init/built-in.o CC arch/arm/vfp/vfpmodule.o AS arch/arm/vfp/entry.o AS arch/arm/vfp/vfphw.o CC arch/arm/vfp/vfpsingle.o CC arch/arm/vfp/vfpdouble.o LD arch/arm/vfp/vfp.o LD arch/arm/vfp/built-in.o CC arch/arm/kernel/elf.o AS arch/arm/kernel/entry-armv.o AS arch/arm/kernel/entry-common.o CC arch/arm/kernel/irq.o CC arch/arm/kernel/opcodes.o CC arch/arm/kernel/process.o CC arch/arm/kernel/ptrace.o CC arch/arm/kernel/return_address.o /home/justinguo/linaro/1309/linaro-kernel/arch/arm/kernel/return_address .c:63:2: warning: #warning "TODO: return_address should use unwind tables" [-Wcpp] CC arch/arm/kernel/sched_clock.o CC arch/arm/kernel/setup.o CC arch/arm/kernel/signal.o CC arch/arm/kernel/stacktrace.o CC arch/arm/kernel/sys_arm.o CC arch/arm/kernel/time.o CC arch/arm/kernel/traps.o CC arch/arm/kernel/atags_parse.o CC arch/arm/kernel/cpuidle.o CC arch/arm/kernel/armksyms.o CC arch/arm/kernel/module.o AS arch/arm/kernel/sleep.o CC arch/arm/kernel/suspend.o CC arch/arm/kernel/smp.o CC arch/arm/kernel/smp_tlb.o CC arch/arm/kernel/smp_scu.o CC arch/arm/kernel/smp_twd.o CC arch/arm/kernel/arch_timer.o CC arch/arm/kernel/ftrace.o CC arch/arm/kernel/insn.o CC arch/arm/kernel/unwind.o CC arch/arm/kernel/devtree.o CC arch/arm/kernel/swp_emulate.o CC arch/arm/kernel/hw_breakpoint.o CC arch/arm/kernel/perf_event.o CC arch/arm/kernel/perf_event_cpu.o CC arch/arm/kernel/topology.o CC arch/arm/kernel/io.o CC arch/arm/kernel/psci.o /tmp/cciaYmCJ.s: Assembler messages: /tmp/cciaYmCJ.s:147: Error: .err encountered /tmp/cciaYmCJ.s:148: Error: .err encountered /tmp/cciaYmCJ.s:149: Error: .err encountered /tmp/cciaYmCJ.s:150: Error: .err encountered /tmp/cciaYmCJ.s:191: Error: .err encountered /tmp/cciaYmCJ.s:192: Error: .err encountered /tmp/cciaYmCJ.s:193: Error: .err encountered /tmp/cciaYmCJ.s:194: Error: .err encountered make[2]: *** [arch/arm/kernel/psci.o] Error 1 make[1]: *** [arch/arm/kernel] Error 2 make: *** [sub-make] Error 2 root@ubuntu:/home/justinguo/linaro/1309# Could you Please help fix these issues? Best regards, Justin Guo

11 years, 9 months

2
2
0 0

Call for testing QEMU aarch64-linux-user emulation

by Alex Bennée

Hi, After a solid few months of work the QEMU master branch [1] has now reached instruction feature parity with the suse-1.6 [6] tree that a lot of people have been using to build various aarch64 binaries. In addition to the SUSE work we have fixed numerous edge cases and finished off classes of instructions. All instructions have been verified with Peter's RISU random instruction testing tool. I have also built and run many packages as well as built gcc and passed most of the aarch64 specific tests. I've tested against the following aarch64 rootfs: * SUSE [2] * Debian [3] * Ubuntu Saucy [4] In my tree the remaining insns that the GCC aarch64 tests need to implement are: FRECPE FRECPX CLS (2 misc variant) CLZ (2 misc variant) FSQRT FRINTZ FCVTZS Which I'm currently working though now. However for most build tasks I expect the instructions in master [1] will be enough. If you want the latest instructions working their way to mainline you are free to use my tree [5] which currently has: * Additional NEON/SIMD instructions * sendmsg syscall * Improved helper scripts for setting up binfmt_misc * The ability to set QEMU_LOG_FILENAME to /path/to/something-%d.log - this is useful when tests are failing N-levels deep as %d is replaced with the pid Feedback I'm interested in ========================== * Any instruction failure (please include the log line with the unsupported message) * Any aarch64 specific failures (i.e. not generic QEMU threading flakeiness). If you need to catch me in real time I'm available on #qemu (stsquad) and #linaro-virtualization (ajb-linaro). Many thanks to the SUSE guys for getting the aarch64 train rolling. I hope your happy with the final result ;-) Cheers, -- Alex Bennée QEMU/KVM Hacker for Linaro [1] git://git.qemu.org/qemu.git master [2] http://download.opensuse.org/ports/aarch64/distribution/13.1/appliances/ope… [3] http://people.debian.org/~wookey/bootstrap/rootfs/debian-unstable-arm64.tar… [4] http://people.debian.org/~wookey/bootstrap/rootfs/saucy-arm64.tar.gz [5] https://github.com/stsquad/qemu/tree/ajb-a64-working [6] https://github.com/susematz/qemu/tree/aarch64-1.6

11 years, 9 months

7
26
0 0

linking AArch64 ELF image with aarch64-linux-gnu-ld yields RELASZ = 0

by Claudio Fontana

Hello, I am building an ELF image using aarch64-linux-gnu-ld from linaro: GNU ld (crosstool-NG linaro-1.13.1-4.8-2014.02 - Linaro GCC 2014.02) 2.24.0.20131220 I am linking in the libstc++.a, which contains in particular a GOT entry for __gthread_active_ptr that is of interest to me, pointing to __pthread_key_create, used for detecting pthread support for std::thread, and while I get the relocations for the GOT itself in a .rela.dyn section, and a nice pointer to it from the dynamic section (RELA), the dynamic RELASZ entry contains zero: Here is the comparison of the Dynamic section (note RELASZ) with the following .rela.dyn relocations: loader.elf: file format elf64-littleaarch64 loader.elf architecture: aarch64, flags 0x00000112: EXEC_P, HAS_SYMS, D_PAGED start address 0x00000000400b0000 Program Header: LOAD off 0x0000000000000000 vaddr 0x0000000040090000 paddr 0x0000000040090000 align 2**16 filesz 0x0000000000407084 memsz 0x00000000004aa504 flags rwx TLS off 0x0000000000407080 vaddr 0x0000000040497080 paddr 0x0000000040497080 align 2**3 filesz 0x0000000000000004 memsz 0x0000000000000580 flags rw- DYNAMIC off 0x0000000000001000 vaddr 0x0000000040091000 paddr 0x0000000040091000 align 2**3 filesz 0x0000000000000120 memsz 0x0000000000000120 flags rw- EH_FRAME off 0x00000000003ce5fc vaddr 0x000000004045e5fc paddr 0x000000004045e5fc align 2**2 filesz 0x000000000000bae4 memsz 0x000000000000bae4 flags r-- NOTE off 0x0000000000000000 vaddr 0x0000000000000000 paddr 0x0000000000000000 align 2**3 filesz 0x0000000000000000 memsz 0x0000000000000000 flags --- Dynamic Section: NEEDED dummy-shlib.so INIT_ARRAY 0x00000000404841b8 INIT_ARRAYSZ 0x0000000000000330 HASH 0x000000004044bd58 STRTAB 0x00000000403e3320 SYMTAB 0x00000000403a4110 STRSZ 0x0000000000068a33 SYMENT 0x0000000000000018 DEBUG 0x0000000000000000 RELA 0x00000000404780c0 RELASZ 0x0000000000000000 RELAENT 0x0000000000000018 private flags = 0: ... 10 .rela.dyn 00002058 00000000404780c0 00000000404780c0 003e80c0 2**3 CONTENTS, ALLOC, LOAD, READONLY, DATA ... and now the .rela.dyn.relocations from aarch64-linux-gnu-readelf -r loader.elf : Relocation section '.rela.dyn' at offset 0x3e80c0 contains 345 entries: Offset Info Type Sym. Value Sym. Name + Addend 0000404832d0 002b00000401 R_AARCH64_GLOB_DA 00000000405339c8 _ZNSt8time_getIwSt19is + 0 0000404832d8 004400000401 R_AARCH64_GLOB_DA 000000004047e450 _ZTISt7codecvtIcc11__m + 0 0000404832e0 004b00000401 R_AARCH64_GLOB_DA 00000000405338c8 _ZGVNSt8numpunctIcE2id + 0 0000404832e8 005800000401 R_AARCH64_GLOB_DA 000000004047c460 _ZTISt8messagesIcE + 0 0000404832f0 006200000401 R_AARCH64_GLOB_DA 000000004047df40 _ZTVSt9strstream + 0 0000404832f8 007200000401 R_AARCH64_GLOB_DA 00000000402870dc _ZNSt17bad_function_ca + 0 000040483300 008500000401 R_AARCH64_GLOB_DA 0000000040534e58 _ZGVN9__gnu_cxx16bitma + 0 000040483310 00c300000401 R_AARCH64_GLOB_DA 0000000040533a18 _ZNSt6locale2id11_S_re + 0 000040483318 00dd00000401 R_AARCH64_GLOB_DA 000000004047c160 _ZTISt5ctypeIwE + 0 000040483320 00ea00000401 R_AARCH64_GLOB_DA 0000000040534e18 _ZZN9__gnu_cxx9free_li + 0 000040483328 011700000401 R_AARCH64_GLOB_DA 0000000040533968 _ZGVNSt8time_getIwSt19 + 0 000040483330 013500000401 R_AARCH64_GLOB_DA 000000004047cfd8 _ZTISt7num_getIwSt19is + 0 000040483338 017300000401 R_AARCH64_GLOB_DA 000000004021d51c __pthread_key_create + 0 ... ^^...note the __pthread_key_create relocation I am interested in... I would expect the RELASZ in the dynamic section to be 0x2058 instead of 0. Any tips to what could be wrong? Thank you, Claudio Fontana

11 years, 9 months

2
1
0 0

Building a native version of Linaro GCC in Ubuntu

by Felipe Rocha da Rosa

Hi, I'm trying to build the native compiler to a arm a9 using this tutorial,https://wiki.linaro.org/WorkingGroups/ToolChain/Using/GCCNative.Ho…, I need to compile in a x86_64 platform ubuntu, like this --target=arm-unknown-eabi --build=i686-pc-linux-gnu --host=arm-unknown-eabi, but without success.There is any possible solution? Thank you.Felipe Rocha da Rosa.

11 years, 9 months

4
4
0 0

Trouble executing ARM code on linaro toolchain

by Vishwanath C

Hi all, We are using Linaro 13.03 toolchain(gcc-linaro-arm-linux-gnueabihf-4.7-2013.03-20130313_linux We are trying to execute a simple test code to check whether ARM assembly code executes on board or not. Execution is on Arndale Board. Every time We include assembly function, We get segmentation fault. Kindly check if I We are missing any arm related flags in makefile. We have attached the 'helloworld' test code and makefile. Regards, Vishwa =============================================================================== Please refer to http://www.aricent.com/legal/email_disclaimer.html for important disclosures regarding this electronic communication. ===============================================================================

11 years, 9 months

2
2
0 0

RE: detecting the linaro toolchain via C/C++ preprocessor

by Vermeulen, Michiel

If your code is sensitive to the size of long long, can you use the predefine: __SIZEOF_LONG_LONG__ If that doesn't work, then you can use: gcc -dM -E - < /dev/null to tell you what predefines a gcc compiler has (I would probably look for predefines more specific to what your code is sensitive to than look for a particular compiler). I also wonder a little about your original problem statement since "%lld" should be a way to always print "long long" and if you have a matched set of compiler and library, then it should adjust both together. If you are using "%ld" instead, this works in situations where "long" is the same size as "long long" but may not work when these are different sizes. --mev, Mike Vermeulen

11 years, 9 months

1
0
0 0

detecting the linaro toolchain via C/C++ preprocessor

by Isidor Zeuner

Hi there! On Linaro gcc 4.6, I am facing an issue due to "long long" integers not being 64 bit as they are on other platforms I'm targeting, which causes different issues, most importantly with printf format strings. I am now circumventing these by using the C/C++ preprocessor in order to choose the right format strings. In order to minimize the necessity for users to manually configure things, I'm wondering if there is a way to detect the Linaro gcc compiler through preprocessor macros. Is this possible? Thanks. Best regards, Isidor

11 years, 9 months

2
1
0 0

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

linaro-toolchain