Re: [PATCH 1/2] coresight: tmc-etr: Correct memory sync ranges in SG mode