On Thu, May 24, 2018 at 1:18 PM, Mark Brown <broonie(a)kernel.org> wrote:
> On Thu, May 24, 2018 at 12:50:17PM -0500, Rob Herring wrote:
>
>> Subsystems or drivers may opt-in to this behavior by calling
>> driver_deferred_probe_check_init_done() instead of just returning
>> -EPROBE_DEFER. They may use additional information from DT or kernel's
>> config to decide whether to continue to defer probe or not.
>
> Should userspace have some involvement in this decision? It knows if
> it's got any intention of loading modules for example. Kernel config
> checks might be good enough, though it's going to be a pain to work out
> if the relevant driver is built as a module for example.
I looked into whether we could hook into uevents in some way. If we
knew when all the coldplug events had been handled, that would be
sufficient. But it doesn't look to me like we can tell when that
happens with the uevent netlink socket. I think about the only thing
we can tell is if userspace has opened a socket. I'm not all that
familiar with how the whole sequence works, so other opinions on this
would be helpful.
Also, for this to work with serial consoles, we have to make the
decision before we get to userspace. I couldn't get systemd to create
serial gettys either if we deferred later. There's some dependence on
/dev/console, but I didn't get to the bottom of it.
Rob
Currently the README does not document how to install
sphinx and texlive on Fedora. Fix this.
Signed-off-by: Daniel Thompson <daniel.thompson(a)linaro.org>
---
README.rst | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/README.rst b/README.rst
index 851c078065a9..9eef58805021 100644
--- a/README.rst
+++ b/README.rst
@@ -49,6 +49,19 @@ new version can be installed with the Python package installer::
Export SPHINXBUILD (see above) if Sphinx was installed with pip --user, then follow Make commands below
+On Fedora
+^^^^^^^^^
+
+::
+
+ # dnf install python2-sphinx texlive texlive-capt-of texlive-draftwatermark \
+ texlive-fncychap texlive-framed texlive-needspace \
+ texlive-tabulary texlive-titlesec texlive-upquote \
+ texlive-wrapfig
+
+It is also possible to use python3-sphinx; this requires
+SPHIXBUILD=sphinx-build-3 to be passed on the Make command line.
+
On Mac OS X
^^^^^^^^^^^
--
2.17.0
On 24/05/2018 14:33, Daniel Thompson wrote:
> On Tue, May 22, 2018 at 05:14:00PM +0100, Grant Likely wrote:
>> Adds the revision history table to the markup.
>>
>> Resolves: #4
>> Signed-off-by: Grant Likely <grant.likely(a)arm.com>
>> ---
>> source/ebbr.rst | 13 +++++++++++++
>> 1 file changed, 13 insertions(+)
>>
>> diff --git a/source/ebbr.rst b/source/ebbr.rst
>> index 4100b2f..b6e48d6 100644
>> --- a/source/ebbr.rst
>> +++ b/source/ebbr.rst
>> @@ -18,6 +18,19 @@ Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.
>> :alt: Creative Commons License
>> :align: right
>>
>> +.. tabularcolumns:: l c p{11.5cm}
>> +.. table:: Revision History
>> +
>> + ================= ===== =============================================
>> + Date Issue Changes
>> + ================= ===== =============================================
>> + 20 September 2018 B Confidentiality Change, EBBR version 0.51
>> + TBD TBD - Relicense to CC-BY-SA 4.0
>> + - Added Devicetree requirements
>> + - Added Multiprocessor boot requirements
>> + - Transitioned to reStructuredText and GitHub
>> + ================= ===== =============================================
>
> Is this going to be hand curated (e.g. patches that fail to update
> changelog properly get caught during review) or will it be derived
> post-hoc from the git history?
Hand curated until someone writes a script to scrape commit lines. I
don't think this table needs to be exhaustive though. Just the big
picture items. Anyone who really cares can read the changebar version,
or even just the git history.
g.
>
>
> Daniel.
>
IMPORTANT NOTICE: The contents of this email and any attachments are confidential and may also be privileged. If you are not the intended recipient, please notify the sender immediately and do not disclose the contents to any other person, use it for any purpose, or store or copy the information in any medium. Thank you.
This patch adds a appendix for EBBR compliance test.
Signed-off-by: Udit Kumar <udit.kumar(a)nxp.com>
---
source/ebbr.rst | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/source/ebbr.rst b/source/ebbr.rst
index 40f03f1..880f126 100644
--- a/source/ebbr.rst
+++ b/source/ebbr.rst
@@ -557,6 +557,22 @@ Service UEFI §
EFI_ISCSI_INITIATOR_NAME_PROTOCOL 16.2
========================================== ======
+*******************************************
+APPENDIX E - EBBR Compliance Tests
+*******************************************
+
+UEFI Self Certification Tests (SCT) test the UEFI implementation.
+EBBR is leveraging from UEFI, UEFI SCT test suites check for compliance
+against the EBBR specification.
+To build UEFI SCT, please refer https://github.com/UEFI/UEFI-SCT
+
+EBBR is very flexible and many features are platform dependent.
+Therefore platform owner can decide, to implement and test optional features
+with UEFI SCT.
+
+
+
+
.. note:: Support for iSCSI is only required on machines that lack persistent
storage, such as a, HDD. This configuration is intended for thin clients and
compute-only nodes
--
1.9.1
Some of the glossary terms got split across lines which put half the
term in the description instead of the entry name. Fix the 'AArch64
State' and 'EFI Loaded Image' entries.
Signed-off-by: Grant Likely <grant.likely(a)arm.com>
---
source/ebbr.rst | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/source/ebbr.rst b/source/ebbr.rst
index 4269b49..9e787ed 100644
--- a/source/ebbr.rst
+++ b/source/ebbr.rst
@@ -77,16 +77,16 @@ This document uses the following terms and abbreviations.
The 64-bit ARM instruction set used in AArch64 state.
All A64 instructions are 32 bits.
- AArch64
- state The ARM 64-bit Execution state that uses 64-bit general purpose
+ AArch64 state
+ The ARM 64-bit Execution state that uses 64-bit general purpose
registers, and a 64-bit program counter (PC), Stack Pointer (SP), and
exception link registers (ELR).
AArch64
Execution state provides a single instruction set, A64.
- EFI
- Loaded Image An executable image to be run under the UEFI environment,
+ EFI Loaded Image
+ An executable image to be run under the UEFI environment,
and which uses boot time services.
EL0
--
2.13.0
https://github.com/ARM-software/ebbr/wiki/EBBR-Notes-2018.05.17
# 17 May 2018
## Attendees
* Alex Graf (SUSE)
* Ryan Harkin (Linaro)
* Rob Herring (Linaro)
* Udit Kumar (NXP)
* Grant Likely (Arm)
* Bill Mills (TI)
* Tom Rini (Konsulko)
* Daniel Thompson (Linaro)
## Agenda
* Issue/Action review
* Any other business
## Notes
### Issue/Action review
* Issue #1 - Bill will assign to himself
* Issue #2 - Leif on Holiday
* Issue #3 - Daniel will take
* Issue #4 - grant to take
* Issue #8 - partitioning tool rules - Daniel will take
* Issue #10 & 11 - Assign to Udit
* Issue #10 - Document how to certify
* Dong added that we can probably leverage UEFI SCT
* Issue #13 - Daniel to take
### Other Business
Rob: Looks like there is interest from the Google/Android folks in EBBR
* Rob to set up a meeting with the relevant folks
IMPORTANT NOTICE: The contents of this email and any attachments are confidential and may also be privileged. If you are not the intended recipient, please notify the sender immediately and do not disclose the contents to any other person, use it for any purpose, or store or copy the information in any medium. Thank you.
EBBR platforms are unlikely to ever use the MP Start protocol used in
some AArch64 server systems. It was only used to support platforms
without EL3. No more EL2-only platforms are expected, and MP Start is
being removed from the next release of SBBR. Devicetree platforms in the
same scenario use the Linux spin table protocol instead.
MP Start was only included for completeness to align the SBBR and EBBR
specifications. Therefore remove it entirely, leaving PSCI and spin
table as the only acceptable implementations.
Also revert to PSCI v1.0 as that is the minimum level of functionality
required. PSCI v1.1 adds new capabilities, but is not required for
interoperability.
Suggested-by: Dong Wei <dong.wei(a)arm.com>
Signed-off-by: Grant Likely <grant.likely(a)arm.com>
---
source/ebbr.rst | 15 +++++----------
1 file changed, 5 insertions(+), 10 deletions(-)
diff --git a/source/ebbr.rst b/source/ebbr.rst
index 40f03f1..4100b2f 100644
--- a/source/ebbr.rst
+++ b/source/ebbr.rst
@@ -329,10 +329,9 @@ Power State Coordination Interface specification[PSCI_].
Platforms without EL3 must implement one of:
- PSCI at EL2 (leaving only EL1 available to an operating system)
-- MP Startup for Arm[MPSTART_] (ACPI Parking Protocol) on an ACPI platform
-- Linux AArch64 spin tables[LINUXA64BOOT_] on a Devicetree platform
+- Linux AArch64 spin tables[LINUXA64BOOT_] (Devicetree only)
-However, the MP Startup and Spintable protocols are strongly discouraged.
+However, the spin table protocol is strongly discouraged.
Future versions of this specification will only allow PSCI, and PSCI should
be implemented in all new designs.
@@ -575,13 +574,9 @@ EFI_ISCSI_INITIATOR_NAME_PROTOCOL 16.2
<https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable.git/tre…>`_,
Linux kernel
-.. [MPSTART] `MP Startup for Arm
- <https://acpica.org/sites/acpica/files/MP%20Startup%20for%20ARM%20platforms.…>`_,
- 20 December 2012, `Microsoft <http://microsoft.com>`_
-
-.. [PSCI] `Power State Coordination Interface Issue D (PSCI v1.1)
- <http://infocenter.arm.com/help//topic/com.arm.doc.den0022d/Power_State_Coor…>`_,
- 21 April 2017, `Arm Limited <http://arm.com>`_
+.. [PSCI] `Power State Coordination Interface Issue C (PSCI v1.0)
+ <https://static.docs.arm.com/den0022/c/DEN0022C_Power_State_Coordination_Int…>`_
+ 30 January 2015, `Arm Limited <http://arm.com>`_
.. [SBBR] `Arm Server Base Boot Requirements specification Issue B (v1.0)
<https://static.docs.arm.com/den0044/b/DEN0044B_Server_Base_Boot_Requirement…>`_
--
2.13.0
On 18/05/2018 18:08, Mark Brown wrote:
> On Fri, May 18, 2018 at 06:04:11PM +0100, Grant Likely wrote:
>
>> My bikeshed now has a sign that reads:
>
>> +As stated above, EBBR systems must not provide both ACPI
>> +and Devicetree tables at the same time.
>> +Systems that support both interfaces must provide a configuration
>> +mechanism to select either ACPI or Devicetree,
>> +and must ensure only the selected interface is provided
>> +to the OS loader.
>
> I think that's a very pleasing shade, thanks! :)
>
> (Sorry, I spent far too long working on interoperability of some
> particularly poorly specified networking standards so now have
> difficulty reading any spec without assuming the worst.)
>
Thanks! I'll take that as you're Acked-by then. :-)
g.
On 18/05/2018 17:45, Mark Brown wrote:
> On Fri, May 18, 2018 at 05:28:10PM +0100, Grant Likely wrote:
>
>> +Devicetree tables at the same time. Platforms that want to offer
>> +both ACPI and Devicetree solutions must implement a boot time
>> +mechanism to select one or the other, before the OS Loader is
>> +executed.
>
> How about "...must configure this using a mechanism that ensures that
> one or the other is chosen and provided to the OS loader when it is
> executed"? It doesn't really matter for sensible systems but I can see
> someone misreading the above and thinking there must be a prompt on boot
> or something, I do think this is me being paranoid about perverse
> implementors though.
>
My bikeshed now has a sign that reads:
+As stated above, EBBR systems must not provide both ACPI
+and Devicetree tables at the same time.
+Systems that support both interfaces must provide a configuration
+mechanism to select either ACPI or Devicetree,
+and must ensure only the selected interface is provided
+to the OS loader.
g.